

A Review of Silicon Carbide CMOS Technology for Harsh Environments

Hui Wang, Pengyu Lai, Md. Zahidul Islam, Abu Shahir Md Khalid Hasan, Anthony Di Mauro, Nur-E-Afra Anika, Robert Russell, Zhuowen Feng, Kevin Chen, Asif Faruque, Thomas White, Zhong Chen, *IEEE Senior Member*, and H. Alan Mantooth, *IEEE Fellow*

Abstract— A comprehensive overview of the advancements, challenges, and prospects of silicon carbide (SiC) complementary metal-oxide-semiconductor (CMOS) technology is presented. As the demand for high-performance and energy-efficient electronic devices continues to grow, SiC has emerged as a promising material due to its unique properties. The paper aims to provide a thorough understanding of the state-of-the-art developments in SiC CMOS technology. The paper delves into the key features of SiC and its compatibility with CMOS processing techniques. It highlights the challenges associated with SiC CMOS technology, such as substrate quality, interface states, and process integration. Examples of CMOS circuitry that have been successfully designed, fabricated, and tested are provided.

Index Terms—Wide bandgap, silicon carbide, CMOS, integrated circuit, harsh environments.

I. INTRODUCTION

SILICON (Si) has been the dominant player for decades in integrated circuits (ICs) to satisfy a tremendously wide range of needs for different applications since the 1950s. Si-based semiconductors can be processed virtually without defects and have excellent manufacturability. However, as has been well documented, the limits of Si are being approached since Si-based semiconductors have limited blocking voltage, limited thermal capability, limited efficiency, and operating frequency, etc. [1]. Due to several unavoidable physical constraints, Si-based semiconductors are not suitable for applications under harsh environments. Examples include extremely high-temperature, high-voltage, high-radiation, and corrosive gas environments in applications such as space exploration, nuclear reactors, automobile sectors, etc. as shown in Fig. 1. Instead of Si, wide bandgap semiconductor materials, known as third-generation semiconductors, are preferred for harsh environments. Among the wide bandgap materials, Silicon carbide (SiC) is the only wide bandgap material where complementary metal-oxide-semiconductor (CMOS) is not merely a promising possibility, but already an established

Hui Wang, Pengyu Lai, Md. Zahidul Islam, Abu Shahir Md Khalid Hasan, Anthony Di Mauro, Nur-E-Afra Anika, Robert Russell, Zhuowen Feng, Kevin Chen, Asif Faruque, Thomas White, and Zhong Chen are with the UA Power Group, University of Arkansas, Fayetteville, AR, 72701, USA, (e-mail: huiwang@uark.edu).




Fig. 1. Demand for harsh environment electronics [2].

platform with IC demonstrations and extreme-condition reliability studies [3].

A. SiC properties

SiC is the only compound of group IV elements comprised of Silicon (Si) and Carbon (C). Fig. 2 shows the temperature




Fig. 2. Temperature dependence of the intrinsic carrier density for SiC and Si [4].

H. Alan Mantooth is with the UA Power Group at the University of Arkansas, Fayetteville, AR 72701, USA (corresponding author: 479-575-4838; e-mail: mantooth@uark.edu).

TABLE I. MAJOR PHYSICAL PROPERTIES OF COMMON SiC POLYTYPES AT ROOM TEMPERATURE [2], [5], [6]

Parameters	Si	3C-SiC	4H-SiC	6H-SiC
Bandgap E_g (eV)	1.12	2.36	3.26	3.02
Band Structure	Indirect bandgap	Indirect bandgap	Indirect bandgap	Indirect bandgap
Intrinsic carrier concentration n_i (cm ⁻³)	1.5×10^{10}	6.9	8.2×10^9	2.3×10^6
Breakdown field (MV/cm)	0.3	1.5	2.5-3	3
Electron mobility μ_e (cm ² /V·s) ^{*1}	1450	1000	1020	450
Electron mobility μ_e (cm ² /V·s) ^{*2}			1150	100
Hole mobility μ_p (cm ² /V·s)	450	100	120	100
Dielectric constant ϵ	11.9	9.7	9.7	9.66
Electron saturation drift velocity V_{sat} (x10 ⁷ cm/s)	1.0	2	2.2	1.9
Thermal conductivity K (W/cm·K)	1.5	5	4.9	4.9

^{*1} perpendicular to c-axis, ^{*2} parallel to c-axis

dependence of the intrinsic carrier density for SiC and Si [4]. Due to the wide bandgap, SiC has an extremely low intrinsic carrier density (5×10^{-9} cm⁻³ at room temperature) whereas the density is about 1×10^{10} cm⁻³ in Si, enabling high-temperature operation of SiC electronic devices.

SiC has a wide range of crystalline structures known as polytypes varying in the stacking sequence of Si atoms and C atoms, leading to variations in electrical, thermal, optical, and mechanical properties. Among more than 200 polytypes [5], the commonly known and popular polytypes include: Cubic (3C-SiC) and hexagonal (4H- and 6H-SiC), which are being developed for device applications. Table I shows the physical properties of 3C-, 4H-, and 6H-SiC along with Si at room temperature. 3C-SiC is not stable at very high temperatures, which makes it difficult to grow large ingots at a reasonable growth rate compared to 4H-SiC and 6H-SiC. Thus, 4H-SiC and 6H-SiC polytypes are more popular. After the introduction of 4H-SiC wafers in 1994, 4H-SiC has become the dominant polytype over 6H-SiC used in research. This is due to the fact that the electron mobility along <1000> in 4H is about ten times higher than that in 6H as shown in Table I.

B. Essentiality of SiC IC technology

Despite having outstanding physical, chemical and electrical properties, SiC's low-voltage applications are less explored while most commercial efforts have targeted high-voltage discrete devices. The commercialization of SiC-related products will definitely benefit from the research and development of SiC-based integrated circuits (ICs) because specific electronic systems can be achieved to operate under harsh environments. From the IC technology development point of view, much more effort is ongoing. It is necessary to have a review of the status of IC technology development while there has been some review work published for SiC-based power devices [7], [8]. The following sections of this paper review the IC technology advancement, specifically the CMOS technology as SiC CMOS technology will be one of the most important technologies that will further drive the emergence of the world-wide SiC electronics industry. Device development, the applications of ICs, and monolithic integration development of high-voltage (HV) power devices and low-voltage (LV) components based on SiC CMOS technology are presented.

II. SiC IC DEVELOPMENT

Since the 1970s, SiC-based devices such as the MOSFET have been investigated, but the use of SiC was first suggested by Baliga in power devices in 1989 [9]. There has been strong momentum in SiC-related research and development. The first commercial SiC device (i.e., SiC Schottky diode) was introduced by Infineon in 2001 followed by the release of diodes by Cree and ST Microelectronics [10]. Since then, SiC has attracted a large interest in many research fields, such as power electronics, harsh environment sensing, high operation temperature circuits, and more. Cree (known as Wolfspeed after 2017) launched the industry's first SiC power MOSFET in 2011 [11]. Whereafter, many new players such as Rohm, STMicroelectronics, Infineon, Microsemi, and others announced discrete SiC power MOSFETs.

Although most commercial efforts have targeted high-voltage discrete devices as aforementioned, there is a desire for SiC ICs under harsh environments, especially when it comes to the application areas such as sensing and power circuits/energy conversion [12]. The challenges to develop SiC IC technologies are greater than expected. For example, an 8 nm channel length of commercial Si CMOS devices in modern ICs has been achieved with 2 nm technology node [13] whereas the channel length of SiC is still in the 1 μ m range. SiC CMOS technology is still in its infancy, comparable to Si technology in the mid-1980s.

The development of SiC ICs traces to the early 1990s led by Cree [14] and Purdue [15] and was mainly based on NMOS, CMOS, JFET and BJT technologies. The SiC IC was developed based on NMOS technology, followed by CMOS. Taking account of technical drawbacks such as low channel mobility, gate oxide reliability, etc. JFET technology has been intensively investigated. The complicated gate driver remains a challenge. More recently, BJT IC technology has been proposed. However, the biggest weakness of BJTs is their low current gains. Table II lists the main IC technologies along with the

TABLE II. OVERVIEW OF SiC IC TECHNOLOGIES

Technology	Temperature limitation	Company/R&D institute	Ref.
NMOS	300°C	Purdue University, GE Cree, Purdue University,	[15]-[19]
CMOS	500°C	Raytheon, Hitachi, Fraunhofer	[14], [20]-[26]
JFET	800°C	NASA	[27]-[30]
BJT	600°C	Purdue University, KTH, GE	[31]-[34]




Fig. 3. SiC MOS technology development milestones.

temperature limitation and major players. It should be noted that in practice, the operating temperature of ICs is currently limited by the thermal stability of dielectrics and metallization used for the fabrication of these devices.

The authors' group has explored the advancement of SiC CMOS technology. Fig. 3 summarizes the key milestones in SiC MOS technologies. In 1994, Purdue University reported the first digital ICs such as inverters, NAND and NOR gates, RS flip-flops, etc. in 6H-SiC-based NMOS technology with n-channel enhancement-mode MOSFETs [15]. Shortly, the researchers at General Electric (GE) reported the first monolithic analog IC, i.e., operational amplifier and presented the operating waveforms at room temperature and over 300°C with 6H-SiC NMOS technology [19]. In 1999, investigators from Purdue and Cornell initially presented a high-temperature mixed-signal IC using 5 μm 6H-SiC CMOS technology [20]. As the crystal growth technology for 4H-SiC with higher carrier mobility advanced, research endeavors increasingly shifted the focus toward the utilization of 4H-SiC. Cree [26] demonstrated the first 4H-SiC CMOS inverter in 2006. During 2011-2013, Raytheon U. K. reported their 4H-SiC CMOS ICs with their 1.2 μm HITSiC process, which employed two separately doped N- and P-wells on epi wafers and allowed operation on a single 15V supply at temperatures from room temperature to beyond 300°C [23], [35]-[36]. The researchers in the University of Arkansas took advantage of the HITSiC process and demonstrated the first digital-to-analog converter (DAC) operational at 400°C [37] and other complex circuitry [38]. In 2017, Hitachi announced the development of SiC CMOS technology, emphasizing radiation-resistance, especially in the wake of the Fukushima disaster. The radiation performance of the transimpedance amplifier [39] and op-amp [25], [40] was reported. More recently, Fraunhofer IISB offers early access to its double-well 2 μm SiC CMOS technology. At this point, there is no mature SiC CMOS process for SiC IC commercial fabrication, and the accessible in-house SiC CMOS fabrication processes are scarce.

TABLE III. PROCESS TEMPERATURE RANGES FOR Si AND SiC

Process step	Si (°C)	SiC (°C)
Bulk growth	1400-1500	2200-2400
Epitaxial growth	600-800	1400-1600
Thermal oxidation	900-1200	1150-1250
Ion implantation	Room temp	600-800
Post-implantation annealing	1000-1200	1200-1800
Contact formation	400-600	800-1000

III. SiC CMOS PROCESS

Though SiC CMOS is similar to Si because it allows thermal oxidation in the same way as Si, the difference in the processing temperature involved makes the SiC CMOS a non-self-aligned process. Thus, the source and drain regions must be processed before the gate stack is formed. Table III lists the temperature ranges for SiC and Si processes [12].

The overall fabrication process flow is briefly presented in Fig. 4. The attention of this section is focused on a few critical processes in SiC CMOS including the reported problems and the current level of technology, whose development is essential to improve the device and circuit performance.

A. Ion implantation and activation

Selective doping is an essential process for device fabrication. Ion implantation and diffusion are widely implemented to control the doping profiles of semiconductor devices. However, due to the low diffusion coefficients of dopants within SiC, the diffusion process would take a significant amount of time and is not realistic for achieving the desired doping profile [41]. This makes ion implantation one of the most important processes for the fabrication of SiC CMOS devices. Ion implantation based on SiC has been extensively




Fig. 4. Simplified SiC CMOS process flow.

TABLE IV. ION IMPLANTATION CONDITIONS AND RESULTS OF PUBLISHED SiC CMOS PROCESS

Ref.	Process layers	Ion implantation				Anneal			Results	
		Dopant	Total dose (cm^{-2})	Maximum energy (keV)	Temperature (°C)	Temperature (°C)	Time (min)	Condition	Peak doping (cm^{-3})	Junction depth (μm)
[22]	N-well	N	5.27E12	380	650	1550			1E17	0.7
[21]	P-well	B	3.5E14	380	650	1600	40		5E18	1
[66]	N+	N	3.4E15	190	650				1.2E20	0.3
	P+	Al	2E15	260	650				5E19	0.3
[67]	P+	Al	1.7E15	120	800	1500	30			
[26]	P-well	Al				1650			4E19	0.6
	N+	N							1E20	0.3
	P+	Al							2E19	0.5
[68]	P-well	Al	4E13	400	600	1700	2			
	N+	P	7.2E15		600					0.2
	P+	Al	6.6E15		600					0.2
[69]	N+	P				1600	5		2E20	0.2
	P+	Al							2E20	0.2
[70]	P-well	Al		350		1650	30	Carbon cap		
[71]	P-well	Al				1650	10	Carbon cap		
	N-well	N								
	N+	N								
	P+	Al								
[72]	P-well	Al	3.1E14	800	500	1700	20	Carbon cap	1E19	1.8
	N-well	P	2.05E13	900	500				1E18	1.4
	N+	P	2.5E15	220	500				1E20	0.2
	P+	Al	6.8E15	170	500				2E20	0.2

investigated, which includes the modeling [42]-[44], implant temperature [45]-[48], activation [49]-[59] surface roughness [44], [60]-[62], and defects [63]-[65]. Table IV summarizes the ion implantation conditions and results of published SiC CMOS process. In order to achieve a uniform doping profile, multiple-step ion implantations were carried out in these SiC CMOS processes. As shown in the table, nitrogen, phosphorus and aluminum are the most commonly used dopants for SiC CMOS devices. A total dose higher than $1\text{E}15 \text{ cm}^{-2}$ is required for N+ and P+ regions. The peak doping concentrations of N+ and P+ regions are higher than $1\text{E}19 \text{ cm}^{-3}$, which achieves low contact and sheet resistances. The junction depths of N-well and P-well regions are usually around 1 μm , which requires a maximum implant energy of 350 to 400 keV. Meanwhile, ion implantation at elevated temperatures (i.e., $>500^\circ\text{C}$) is normally conducted to reduce the damage (e.g., surface roughness and defects) caused by the ion implantation. In addition, high-temperature activation is required to recover damage from the implant step and electrically activate the dopants in the SiC. Annealing temperatures higher than 1500°C are usually employed for the activation. Carbon caps were implemented in some of the processes to reduce the surface roughness during the high-temperature anneal. Additionally, in order to improve the channel mobility of SiC NMOS devices, selective N-type implantation as a counter doping was performed to the P-type channel region [13], [73], [74].

B. Gate oxidation

A unique advantage of SiC among wide bandgap materials is that it can be thermally oxidized to give high-quality SiO_2 , which can be utilized as a gate dielectric in MOS devices. This subsection describes the technological development of gate oxidation and the improvement of the quality, especially the interface, which is mainly related to the oxidation condition, surface roughness, post-annealing condition, etc.

Fig. 5 lists the three main gate oxide formation methods. To begin with, the thermal growth of SiO_2 on SiC is performed by dry or wet oxidation in an oxidation furnace. The wet oxidation process is faster than dry oxidation. During oxidation, the free C atoms remaining at the surface form C clusters at the interface, which greatly affect the electrical properties [76]. Surface treatment methodologies have been studied to improve the interface before oxidation. This includes the use of sacrificial oxide and SiC surface etching using H_2 . H_2 etching has been shown to be effective in the preparation of a terminated surface that is ideal for future oxidation [77]. Sacrificial oxide is intended to remove the top rough layer of SiC and expose pure SiC for oxidation. This technique is used in silicon as surface preparation for thermal oxidation. Sacrificial oxide alone was only mildly effective in improving the interface as C clusters from sacrificial oxide growth may not be fully etched away by the sacrificial oxide removal [78]. As a result, it is proposed that a combination of both sacrificial oxide and H_2 etching can significantly improve the interface's smoothness [79], [80]. Post-oxidation anneal (POA) is necessary to reduce the fixed oxide charges and interface states. There has been considerable research to apply nitridation during the POA by using nitric oxide (NO), nitrous oxide (N_2O), ammonia (NH_3) and so on. The nitridation process is mature enough to be applied in the power MOSFETs, but the channel




Fig. 5. Main gate oxide formation technologies [75].

TABLE V. SUMMARY OF INTERFACIAL CHARACTERISTICS AND CHANNEL MOBILITIES OF 4H-SiC MOS DEVICES FOR VARIOUS THERMAL OXIDATION PROCESSES

Oxidation	Optimal POA	Dit at Ec-E (cm ² eV ⁻¹)	Peak channel field-effect mobility (cm ² /V·s)	Ref.
Dry/Wet oxidation	Ar for 30mins	4-6x10 ¹² @0.2eV	5-7	[83]
Wet oxidation	- NO, 1175°C for 2h	N.A.	4-11 27-50	[84]
Dry oxidation	- NO, 1175°C for 2h	2x10 ¹³ @0.1eV 2x10 ¹² @0.1eV	<5 30	[85]
Dry oxidation	N ₂ O, 1200°C for 3h	9x10 ¹¹ @0.2eV	27	[86]
Dry oxidation	N ₂ , 1350°C for 30mins	1x10 ¹² @0.2eV	-	[87]
Dry oxidation	POCl ₃ , 1000°C	9x10 ¹⁰	89	[81]
Dry oxidation	BN diffusion source, 950°C for 10mins	9x10 ¹⁰ @0.2eV	102	[88]
CVD	N ₂ , 1250°C for 60mins NO, 1250°C for 60mins	2x10 ¹² @0.2eV 1x10 ¹¹ @0.2eV	-	[89]
PECVD	N ₂ O, 1300°C for 60-360mins	3x10 ¹¹ @0.2eV	30-52	[90]
Al ₂ O ₃ MOCVD	-	5-8x10 ¹¹ @0.2eV	200-300	[82]

mobility is still very low. Therefore, in addition to the nitridation method, other methods such as doped gate oxide and high-k dielectrics have been proposed. At NAIST in Japan, the gate oxide was doped with P in POCl₃ gas after the thermal oxidation growth, resulting in a peak channel mobility of 89 cm²/V·s, which is much higher than the nitridation process [81]. Great efforts have also been made to explore high-k dielectrics such as Al₂O₃, MgO, HfO₂, etc. as potential alternatives to SiO₂ in the last two decades. In general, high-k dielectrics cannot be used alone. A thin oxide film should be formed before the deposition as shown in Fig. 5. A peak mobility of up to 300 cm²/V·s has been demonstrated in [82] using an Al₂O₃ film.

Table V lists the interface quality and channel mobility by different gate oxide formation processes. Good control of the MOS interface and accurate characterization remain big challenges. Despite the great efforts to improve interface quality, the interface state density of 4H-SiC is still far from a satisfactory level.

C. Ohmic contact formation

Simultaneous ohmic contacts – a contact of a single profile that is used for both n-type and p-type regions are preferred to lower the process budget. For SiC, there are few metals that pose as viable single-metal for creating ohmic contacts. The three most important factors involved in contact formation are resistivity, thermal stability, and compatibility with the rest of the process. For a low temperature CMOS process, the thermal stability and compatibility are less of a concern, so any ohmic contact which can achieve a low specific contact resistivity is suitable.

In terms of already-explored contact profiles, there are a few different routes which should be taken into consideration. A Ni-

based contact is easy to form and works fairly well for n-type and p-type SiC. It yields a low resistivity with highly doped SiC, so this is the most commonly used metal for creating an ohmic contact [91]. There are a few reasons which explain why Ni is suitable for contact formation with SiC. Firstly, Ni can react with SiC at temperatures between 600°C and 1000°C, allowing it to form phases (Ni₂Si and Ni₃Si₂) which are ohmic. Additionally, Ni is fairly easy to deposit, as compared to other comparable metals such as Mo or W. In terms of its performance, Ni can achieve specific contact resistivities in the range of $\rho_c \sim 1E-6 \Omega \cdot \text{cm}^2$ with very highly doped SiC or minimum $\rho_c \sim 1E-3 \Omega \cdot \text{cm}^2$ with highly doped SiC. Similarly to Ni-based contacts, another viable contact metal is Ti. In the case of Ti-based contacts, an ohmic contact can be formed directly with n-type SiC after deposition due to its low work function. It also has compatible phases with SiC including TiSi, TiC, Ti₅Si₃, TiSi₂, and the ternary Ti₃SiC₂ phase. This ternary phase can form an ohmic contact with $\rho_c \sim 1E-5 \Omega \cdot \text{cm}^2$ after annealing at temperatures above 900°C.

Both the Ni- and Ti-based contacts form low resistivity ohmic contacts with SiC after being annealed at sufficiently high temperatures, though these are rudimentary systems. Roccaforte et al. [92], [93] provides more comprehensive tables of Ni- and Ti-based contact systems for n-type and p-type SiC and their resulting resistivities. Excluding more exotic metals, such as Mo, Ta, Co, W, and others, some common contact profiles including Ni/Al, Ti/Al, Ni/Ti/Al, and Ti + Al/Ni.

In terms of non-exotic metal contact profiles, Ni-based profiles generally dominate in performance and simplicity. When it comes to thermal stability though, Ti is a better option for example. Out of the profiles included in Table VI, the Ni/Ti/Al profile achieves the highest performance.

TABLE VI. COMMON OHMIC CONTACT PROFILES AND PARAMETERS FOR SiC

Contact	Ratio/Thickness [nm]	Annealing	$\rho_c [\Omega \cdot \text{cm}^2]$ (n+)	$\rho_c [\Omega \cdot \text{cm}^2]$ (p+)	Ref.
Ni	200	1050°C – 10min	6E-6	1.5E-4	[94]
Ni/Al	5-6% Al	1000°C – 5min	1.8E-4	1.2E-2	[95]
Ti	100	1000°C – 15min	6.7E-5		[96]
Ti/Al	31% Ti	1000°C – 2min		2.5E-4	[97]
Ni/Ti/Al	80/30/80	950°C – 5min	7.8E-5	4.2E-5	[98]
Ti + Ni/Al	70 + 200/50	950°C – 60s		2.3E-4	[93], [99]

IV. SiC DEVICE REVIEW

In this section, the performance of the SiC MOSFETs along with the resistors and capacitors as the basic and most important components are presented.

A. SiC MOSFETs

i. Basic Characteristics of SiC MOSFETs

While the material SiC may be highly reliable due to its high electric breakdown strength and negligible leakage currents at high temperature, SiC MOS devices are expected to be limited by the factors such as the quality of epitaxial layer, oxide growth process, etc. [100]. During the early stage of commercialization, the reliability of SiC devices did not achieve the requirements of their silicon equivalents. The reliability issue caused by the gate field ($\sim V_{GS}$) dominated failure and the drain field ($\sim V_{DS}$) dominated failure under harsh environments has not been completely broken through. In particular, gate oxide integrity (GOI) is the most important cause of the low reliability of SiC MOS devices [101]. There have been mature characterization methodology and stress techniques to investigate the reliability of MOS devices. Regarding the gate field related reliability, time-dependent dielectric breakdown (TDDB), bias-temperature instability (BTI) and hot carrier injection (HCI) are among the major assessments of long-term reliability of gate oxide [102], [103]. For the drain field related reliability, high-temperature reverse bias (HTRB) is commonly adopted with V_{DS} bias near avalanche. Neutron-induced single event burnout (SEB) on SiC MOSFETs is also one of the most important sources of device failures and needs to be resolved [104]. The neutron flux is on the order of 10 neutrons/cm²/h (>10 MeV) according to the JEDEC Standard JESD89A [105]. Moreover, the high-temperature operating life (HTOL) reliability stress is also applied to devices to determine their intrinsic reliability as a lifetime test.

Among all the SiC CMOS technologies, Raytheon HiTSiC process is a high manufacturing readiness level CMOS technology, which achieves a good threshold voltage matching of n-channel and p-channel MOSFETs operating up to 400°C [106]. This process employs two separately doped n- and p-wells on n⁺ epi wafer as shown in Fig. 6(a) targeting 15 V operation. The MOSFET threshold voltage and channel mobility related to the interface traps density are among the most important parameters to evaluate the CMOS process. Fig. 6(b) presents the typical characteristics of an n-channel and a p-channel MOSFET with gate width of 20 μ m and gate length of 2 μ m at room temperature fabricated by Raytheon HiTSiC process. The extracted field-effect mobility is 25 cm²/V·s and 6.8 cm²/V·s for n-channel and p-channel MOSFET, respectively. Moreover, the characteristics of MOSFETs at high temperature up to 400°C were measured [107]. Figs. 7(a) and 7(b) show the extracted threshold voltage of n-channel and p-channel MOSFETs decreases monotonically as the temperature rises. The transconductance in Figs. 7(c) and 7(d) shows a slight increase with temperature increased, before falling as the temperature rises above 200°C. The reduction observed at high temperature is potentially linked to the lower bulk mobility due to increased phonon scattering. The field-effect mobility does




Fig. 6. (a) Cross section of Raytheon's HiTSiC process as in [107], (b) Id-Vg characteristics of a n-channel and a p-channel MOSFET with 20 μ m x 2 μ m at room temperature (reproduced from [107]).

not vary a lot according to the transconductance in Fig. 7 (c) and 7(d).

Table VII presents a summary of the n-channel and p-channel MOSFETs reported by various groups including the information of gate oxide thickness, results of threshold voltage, the field-effect mobility, and the range of temperature. In general, the p-channel MOSFET has a relatively larger threshold voltage than n-channel due to lower field-effect mobility and the use of n-type polysilicon as the gate.

Besides the device performance research at high temperature, it is also essential to evaluate the device performance under high-radiation environment. Over the past decade, the total




Fig. 7. Extracted threshold voltage for (a) n-channel MOSFET, (b) p-channel MOSFET; peak transconductance for (c) n-channel MOSFET, (d) p-channel MOSFET (reproduced from [107]).

TABLE VII. PERFORMANCE SUMMARY OF 4H-SiC MOSFETs

Company/R&D institute	Device	Gate oxide thickness (nm)	Threshold voltage (long-channel) at room temperature (V)	Peak channel field-effect mobility (cm ² /V·s)	Maximum characterization temperature (°C)	Ref.
IBM-CNM	NMOS	-	11	12	-	[16]
	PMOS		-2	2.3		
Raytheon U.K.	NMOS	40	4.1	25	400	[107]
	PMOS		-5.8	6.8		
GE	NMOS	50	~4.5	20	500	[108]
	PMOS		-	-		
Hitachi	NMOS	50	5.0	15	-	[25]
	PMOS		-10.0	5.2		
Hitachi	NMOS	12.5	3.8	-	500	[109]
	PMOS		-2.9	-		
Hitachi	NMOS	8	2.6	5.0	N.A.	[39]
	PMOS		-2.3	2.6		
Fraunhofer	NMOS	30	1.4	21	400	[110]
	PMOS		-3.6	10.2		
University at Albany, OSU&NCSU	NMOS	50	5.6	20	200	[111]
	PMOS		-8.5	9.5		

ionizing dose (TID) radiation hardness of commercial Si CMOS technologies has been evolving rapidly, while the exploration of SiC CMOS under TID radiation remains an area that requires further investigation. Regarding 4H-SiC CMOS technology, Masunaga, et al. [39] reported the degradation of threshold voltage and mobility of fabricated n-channel and p-channel MOSFETs. The threshold voltage of n-channel and p-channel MOSFETs were shifted in the negative direction as shown in Figs. 8(a) and 8(b), respectively. The drain leakage current increased with increasing integral dose especially for n-channel device, the leakage current exceeded 1 μ A at 2.2 MGy. The dependence of the field-effect mobility on the integral doses for both types of MOSFETs in Fig. 8(c) shows that the




Fig. 8. Id-Vg curves with different integral doses for (a) n-channel MOSFET, (b) p-channel MOSFET; (c) dependence of field-effect mobility on the integral dose for the n-channel and p-channel at 1 kGy/h (reproduced from [39]).

mobility hardly changes below 2.2 MGy. This paper comes to the conclusions: (1) a thin gate oxide would help to reduce the threshold voltage shift by irradiation; (2) the incorporation of an oxynitride protective layer at the SiC/SiO₂ interface effectively mitigates the degradation of mobility induced by gamma radiation.

When developing the CMOS IC technology, it is necessary to match n- and p- channel device characteristics such as the threshold voltage, drain current, especially for the inverter. In [112], an inverter with relatively good matching design was reported with operating temperature up to 200°C. As shown in Fig. 9, the switching voltage is found to be (9.2 ± 0.7) V. The benefits of SiC devices and ICs over Si counterparts under harsh environments are not fully realized until reliable and efficient devices and ICs are achieved. In summary, SiC MOS devices still have tough barriers to overcome. The main obstacles have been the low channel mobility related to the high interface trap density at the SiC/SiO₂ interface and the high resistance of the P-type ohmic contact. The research focus




Fig. 9. Measured voltage transfer characteristics of the SiC CMOS inverter at different temperatures. The NMOS size is 20 μ m x 6 μ m and the PMOS size is 80 μ m x 6 μ m. The supply voltage of the process is 20 V (reproduced from [112]).

would be the channel region doping design, optimization of oxide formation (such as thickness, and POA condition) and ohmic contact with low resistance. There are tradeoffs among the expected parameters during the MOSFET device design. A CMOS device design window of process parameters (such as channel doping, gate oxide thickness, channel length) vs. device performance parameters (such as threshold voltage, short-channel effect, turn-on current and so on) used in Si CMOS [113] can be considered and developed to obtain the suitable ranges of the process parameters. Overall, the design and optimization of SiC CMOS devices still need further investigation.

ii. Modeling

Accurate compact models are among the most critical steps in realizing ICs. Currently, there are few robust models developed for lateral SiC MOSFETs. A compact model appropriate for n-channel SiC MOS devices was proposed by Kashyap et al. [114]. A novel parameter extraction approach was presented in their work to improve the modeling of the subthreshold section. The small-signal (transconductance, output resistance) and capacitance properties were not optimized in the article, however. Additionally, the SiC MOSFET's body effect, sometimes referred to as the back gate effect, which differs dramatically from that of a Si device, is not modeled. Modeling of impacts linked to interface states and geometry scaling are also not provided. A more thorough compact model of SiC n-channel MOSFETs was published by Mudholkar and Mantooth [115]. The main disadvantage of this approach is that iterative techniques are needed to solve the surface potential equation (which uses the flat band voltage formula), which increases simulation time and makes convergence challenging.

Although BSIM3v3 [116] has been used to design numerous MOS transistors, SiC MOSFET DC properties cannot be accurately modeled by BSIM3v3. These are some of the important causes for this deficiency.

- There is no opportunity to submit SiC material properties as inputs because BSIM3v3 was created exclusively for Si technology. This leads to erroneous readings for material-dependent metrics such surface potential during strong inversion, intrinsic carrier concentration, flat band voltage, etc.
- In BSIM3v3, there is no enhanced mobility model that can take Coulomb scattering effects (induced by interface trapped charge) into account. This impact is more pronounced when body bias is present in the area of low current where the device is beginning to undergo a significant inversion. Therefore, reliable modeling of Id-Vg characteristics with body bias is not possible. The disparity between SiC NMOS modeling transfer characteristics and BSIM3v3 is shown in Figs. 10(a) and 10(b). The inaccuracy is minimal at zero body bias for drain currents larger than 1 μ A. Nevertheless, the RMS error is also significant at body bias of 3 V (67%) and 6 V (233%).

The soft transition from the subthreshold to the strong inversion area is not modeled by any formulation in BSIM3v3. The challenge BSIM3v3 encountered when simulating this behavior of SiC MOSFETs can be seen in Figs. 10(c) and 10(d).

Even at zero body bias, the mismatch might reach 10% at the beginning of the saturation area [118].

Although BSIM465 [117] has a mobility model for a non-SiO₂ gate oxide and non-Si substrate, the main drawback is that it cannot simulate the body effect. Figs. 11(a)-11(d) demonstrate the challenges BSIM465 encounters while simulating the transfer properties in SiC NMOS [118]. RMS errors for BSIM465 are greater than 40% at nonzero body bias despite being quite small when body bias is zero. The BSIM4 model's inversion charge expression and a modified version of the drain current equation represent the physical strategy for simulating the impact of interface states on the device characteristics.

Lower transconductance of SiC MOSFETs on the 4H-SiC polytype in contrast with 6H-SiC results from significant entrapment of inversion electrons because of more density of traps at the oxide-semiconductor interface. In both polytypes, density of traps exhibits an increase towards the conduction band edge. It has been noted that artificial peaks in density of traps near valance band edge (in a p-type semiconductor) can be observed through Gray-Brown analysis when the trap's capture cross-section experiences rapid variations with energy [119]. For n-type SiC MOSFETs, the unit area interface trapped charge can be estimated as [118], under the sheet charge layer assumption

$$Q_{it,nMOS}(\Phi_S) = q \int_{E_i}^{E_F} f(E) D_{it}(E) dE = q \left\{ D_{it,mid} \Phi_S + D_{it,edge} \sigma_{it} \exp\left(\frac{E_i - E_C}{\sigma_{it}}\right) \left[\exp\left(\frac{\Phi_S}{\sigma_{it}}\right) - 1 \right] \right\} \quad (1)$$

Similarly for p-type SiC MOSFETs

$$Q_{it,pMOS}(\Phi_S) = q \left\{ D_{it,mid} \Phi_S + D_{it,edge} \sigma_{it} \exp\left(\frac{E_v - E_i}{\sigma_{it}}\right) \left[\exp\left(\frac{\Phi_S}{\sigma_{it}}\right) - 1 \right] \right\} \quad (2)$$

where Φ_S refers to the surface potential, σ_{it} is a parameter that represents the tail of the density of states (DOS), E_C is the conduction band energy, E_v is the valence band energy, E_i is the intrinsic Fermi level, $D_{it,edge}$ and $D_{it,mid}$ are the conduction band edge and mid-gap DOS (typically a fixed number), respectively. The challenges in integrating component (1) into the BSIM4 core model stem from significant differences in the charge expression's relationship with surface potential compared to established inversion charge relationships [118]. This inconsistency prevents the use of existing effective gate-to-source voltage expression, V_{gsteff} , for drain current calculation. Consequently, new equations and parameter extraction methods are needed, but incorporating them conflicts with BSIM4's proven features. While implicit equations relating inversion and interface trapped charges can be formulated, their reliance on numerical methods makes them unsuitable for compact modeling. Adding interface trapped charge to intrinsic current and charge equations increases model complexity and simulation time, while the resulting intricate and implicit equations often lead to convergence issues in compact models.

The transformation of the BSIM4 model into BSIM4SiC published by Shamim et al. [118] follows a systematic approach to incorporate the influences of interface trapped charges. In the initial step, the SiC MOSFET is modeled using HSPICE BSIM465, and any unaccounted features are identified. Moving




Fig. 10. The transfer characteristics of (a) strong inversion region, (b) subthreshold region simulated with different body bias, (c) strong inversion with different drain bias and (d) output characteristics simulated with BSIM3v3 (reproduced from [118]).




Fig. 11. The transfer characteristics of (a) strong inversion region with $V_{ds}=0.5V$, (b) strong inversion region with $V_{ds}=15V$, (c) subthreshold region $V_{ds}=0.5V$, and (d) subthreshold region $V_{ds}=15V$ simulated with different body bias, simulated with BSIM465 (reproduced from [118]).




Fig. 12. The transfer characteristics of (a) strong inversion region with $V_{ds}=0.5V$, (b) subthreshold region simulated with $V_{ds}=0.5V$, (c) transconductance with different drain bias and (d) output characteristics simulated with BSIM4SiC (reproduced from [118]).

on to step two, a thorough examination of the physical phenomena causing these unmodeled features is conducted. For instance, the reduction in mobility at low vertical fields is attributed to Coulomb scattering, whereas at high vertical fields, it stems from surface roughness scattering. In step three, an assessment is made to determine whether BSIM4 already contains model formulations that address these relevant physical phenomena. For example, BSIM470 incorporates an advanced mobility model that considers the impact of Coulomb scattering on mobility reduction. Step four involves the modification of the BSIM470 model to integrate these effects. This can be achieved by either adjusting existing equations or introducing new ones. For instance, in the revised mobility equation, components related to body bias are introduced to simulate mobility reduction with varying body bias. Lastly, in step five, a new parameter extraction sequence is developed. This is necessary because the traditional sequence is no longer suitable after the original code has been updated [118]. The model fit results with the BSIM4SiC model are demonstrated in Figs. 12(a)-12(d). Not only the transfer characteristics curves in strong inversion and subthreshold, but also the transconductance and output characteristics curves have shown good match with the experimental results. Recently, a modified threshold voltage extraction method is also implemented to

improve the threshold voltage measurement, especially considering the high temperature operation [120].

In summary, developing compact models for SiC MOSFETs based on the device physics is time consuming and challenging but needed for the circuit and system designers.

B. SiC passive components-resistors and capacitors

Finding discrete resistors and capacitors that operate reliably under harsh environments especially above 300°C poses a challenge. Developing integrated resistors and capacitors offers local matching or temperature tracking and can reduce packaging complexity and size [121]. Here we briefly present the resistor and capacitor options in SiC CMOS technology.

The common options of on-chip resistors mainly have: N-well, P-well, N+ and P+ implanted resistors which are created through the process of ion implantation. The resistance values first decrease when ionization increases with increasing temperature [12]. However, at a certain point, the mobility decreases as the scattering increases and the values may have a negative temperature coefficient especially for the N-type resistors as reported in [106]. The sheet resistance of N+ regions from room temperature to 400°C by extracting the data of Van Der Pauw test structures increases due to increased phonon scattering.




Fig. 13. Capacitance versus temperature over 3 sites on a wafer (reproduced from [106]).

The capacitor is arguably the most complex and difficult component to fabricate, especially for high-temperature applications. The lack of high-temperature capacitors limits the SiC IC development especially when it comes to the ones with high capacitance. The most common architecture is the sandwich-like structure that a dielectric is between two plates. The operation concerns at high temperature are mainly related with the leakage current, defects and the dielectric constant [122]. There is a tradeoff between the leakage current and the thickness of the dielectric. MOS capacitor using the same MOSFET gate oxide layer is the easiest structure for on-chip integration. The small dielectric constant of the gate oxide determines that a large area is needed for a high capacitance value capacitor. Raytheon U.K. designed an integrated capacitor as shown in Fig. 7(a) by using the polysilicon gate layer and a second layer of polysilicon deposited over a thin dielectric layer, resulting in a capacitance density (i.e., capacitance per unit area) of approximately $0.7\text{fF}\cdot\mu\text{m}^{-2}$ [106]. The capacitance variation from room temperature to 400°C is less than 2% as shown in Fig. 13.

V. SiC INTEGRATED CIRCUIT REVIEW

SiC IC technology aims to integrate elements to form analog and digital circuit functions. As the SiC CMOS IC technology advances, various groups have reported the development of ICs for diverse applications. The University of Arkansas and Ozark Integrated Circuits have been conducting research and development of on-chip SiC systems for high temperature operation using the $1.2\ \mu\text{m}$ HiTSiC process of Raytheon U.K. [123]. Circuits such as an 8-bit DAC and ADC were demonstrated for the first time from 25°C to 400°C [124]. With the same process, a gate driver shown in Fig. 14 was fabricated and packaged for the characterization over a wide temperature range. This gate driver was capable of driving a power MOSFET at temperatures exceeding 500°C without significant degradation [125]. In addition, over 15 types of integrated circuits including ring oscillator [126], linear voltage regulator [127], voltage and current references [128], PWM generator [129], and an RS-485 transceiver [130] were developed. These circuits were designed for operation at a 15 V supply voltage. The CMOS ring oscillators achieved a maximum operating frequency of approximately 12 MHz at room temperature and increased to approximately 32 MHz at 400°C [126]. The ring oscillator operated continuously for 24 hours at 470°C . At that point, the circuit continued oscillating but no longer responded to changes in the input enable signal. The group concluded that




Fig. 14. SiC CMOS gate driver- dimensions: $5.0\text{ mm} \times 4.5\text{ mm}$ [125].

enhancing the packaging system is essential for the long-term functionality of these circuits, as most failures were linked to packaging rather than circuitry. A two-stage operational amplifier (op-amp) was tested from room temperature up to 400°C [131]. Throughout this range, the measured DC gain of the op-amp fluctuates between 60.6 and 64 dB , while the unity gain bandwidth (UGBW) varies between 3.2 and 2.3 MHz . Moreover, the phase margin exhibited a maximum of 69° and a minimum of 36° . The measured results of the three-stage comparator indicate that the propagation delay varies depending on the overdrive voltage applied to it [131]. At lower overdrive voltages, such as 0.25 V at 25°C , the propagation delays were significantly higher, reaching 500 ns . When an overdrive voltage of 2 V was employed, the propagation delay of the comparator was reduced from 220 ns at 25°C to 123 ns at 550°C . To acquire a foundational understanding of thermal cycling dynamics, the linear regulator was tested for 30 hours at 300°C [127]. A 1.33% fluctuation in output voltage suggests consistent performance throughout the test. However, this investigation did not aim to draw any long-term reliability conclusions. Further research into the long-term reliability of SiC CMOS is necessary as the fabrication processes continue to mature. The University of Arkansas team also collaborated with Fraunhofer IISB to develop a 4H-SiC CMOS process and designed several ICs in that process [132]-[134]. This section will review SiC ICs designed for analog, mixed-signal, RF, digital, and hybrid power modules applications.

A. Analog, Mixed-signal & RF ICs

SiC's wide bandgap and superior thermal conductivity enable it to function at significantly higher temperatures for various critical applications such as hybrid vehicles, diesel engines, deep earth drilling, and aviation/aerospace needs [129]. These applications demand power conversion and voltage regulation at elevated temperatures, alongside essential sensing and monitoring systems for protection, data acquisition, and on-site control. To meet these requirements, there is an increasing demand for integrated circuits specifically designed to interface with high-temperature sensors. A signal conditioning system coupled with a sensing node designed for high-temperature environments can actively monitor crucial parameters like temperature within industrial machinery, such as gas turbines. Real-time monitoring aids industries in accurately scheduling maintenance for expensive equipment. SiC circuits, operational

at higher temperatures without requiring additional cooling systems or thermal isolation, hold the potential to significantly lower system costs and size while simultaneously enhancing operational reliability. NPN transistor-based ICs were fabricated in the in-house SiC low-voltage bipolar technology and exhibited functionality above 450°C [135]-[138]. The main limitation of the SiC bipolar process is excess standby power consumption because the process does not have a complimentary PNP device. Several integrated circuits were documented using a 4H-SiC all-NMOS process [139]-[143]. However, the absence of PMOS devices posed challenges for designing complex circuitry. With the advancement in SiC CMOS technology, several sensor ICs have been reported in SiC CMOS technology [144]-[146]. To establish high-voltage high-temperature power conversion and regulation systems, data acquisition and transmission systems, several analog and mixed-signal circuits have been reported in the SiC CMOS process [37], [124]-[128], [130], [131], [147]-[149].

B. Digital ICs

Implementing digital controls in the proximity of power devices in high-temperature environments can reduce critical delays and enhance overall system stability. Silicon carbide demonstrates the ability to create the necessary components for a digital microprocessor, like combinational and sequential logic cells, as well as static random-access memory (SRAM). Despite SiC circuits' resilience to high temperatures, they can still be affected by timing issues caused by extreme temperatures. To mitigate these problems, one approach is to avoid global clocked control and opt for an asynchronous circuit architecture employing a local handshaking scheme. A complex digital integrated circuit design methodology employing both synchronous and asynchronous logic and several digital ICs have been demonstrated in the SiC CMOS process for extreme environment system applications [38], [126], [129], [150]-[154]. In the architecture of any complex system, a pivotal element is the microprocessor. A microprocessor brings intelligence and programmability to diverse applications. In the context of planetary exploration,

this implies the ability to adapt instruments on the spot to address unexpected challenges, such as changes in the environment or hardware malfunctions. Microcontrollers, which integrate data converters and various mixed-signal components with a versatile processor and memory, prove highly beneficial for intelligent systems. SiC CMOS technology will be a good fit to design these complex circuitries that can be used for Venus as well as terrestrial applications. Recently, high-temperature functional **SRAM** has been designed in SiC CMOS technology to integrate with electronic systems and enable data storage in harsh environments[112], [132].

C. Hybrid Power Modules

The motivation behind designing ICs in wide bandgap SiC stems from harnessing SiC's properties to create a system compatible with SiC power devices such as power FETs and **insulated** gate bipolar transistors. These devices are increasingly popular in high voltage and power applications due to their exceptional features such as high switching speeds, minimal power loss, and superior breakdown voltages [155]. Integrating control, protection, and driver circuitry with the power device within the same technology process eliminates the need for additional cooling, protection, and passive components. Consequently, it optimizes power density by reducing board area, parasitic elements, wire routing lengths, power loss, and overall costs in high-voltage and high-power systems [143]. An integrated SiC CMOS gate driver was designed for power module integration with a power MOSFET [125]. An undervoltage lock-out (UVLO), which is a subcomponent of the protection circuitry of a gate driver was demonstrated in a 4H SiC-based process for use in a plug-in hybrid vehicle charger [156]. A digitally controlled pulse width modulation (PWM) generator was designed for boost converter application and was functional for over 50 hours at 300°C [129].

Table VIII summarizes several integrated circuits reported in SiC CMOS technology along with their prospective applications.

TABLE VIII. INTEGRATED CIRCUITS IN SiC CMOS TECHNOLOGY WITH APPLICATIONS

Integrated Circuits	Temperature	Applications	Ref.
Analog			
Voltage and Current references	540°C	Supporting circuits for high-temperature data acquisition systems	[128]
Op-amp, Comparator	400°C, 550°C	Power converter applications	[131]
Voltage regulator	400°C	Power management for SiC gate driver	[127]
Gate driver	Above 500°C	To drive SiC power MOSFET	[125]
Temperature sensor (CTAT)	200°C	Harsh environment sensor applications	[144]
UV image sensor	200°C	Image sensor system	[145]
Sun position sensor	-	Satellite attitude control	[146]
Mixed-Signal			
Data converters (ADC, DAC)	400°C	High-temperature data acquisition	[124]
Schmitt trigger	300°C	To offer protection against system noise.	[147]
Phase-locked loop (PLL)	150°C	High-temperature applications	[148]
RS-485 transceiver	400°C	High-temperature data acquisition and transmission system	[130]
Digital			
NCL counter, Boolean FSM, DAC controller	Above 300°C	To monitor high-temperature diesel engine environments	[38]
Ring oscillator, clock generator, 8-bit register	500°C	Venus surface application	[126]
PWM generator	400°C	Motor control and switching converter applications	[129]
SRAM	300°C	To enable data storage at high temperature	[132]

VI. MONOLITHIC INTEGRATION DEVELOPMENT

Many LV ICs based on all-SiC platform have been successfully realized and reported in recent years. Meanwhile, various types of discrete SiC power devices have been well developed and commercialized. The monolithic integration of SiC CMOS and SiC power devices has become an attractive trend because it will definitely benefit some applications, especially for the high-frequency operation due to its reduced parasitic effects. However, so far, there are few practices of the integration of the LV ICs with high-voltage power components on the same chip.

In [157], the possibility of 4H-SiC CMOS integration with a HV vertical double-implanted MOS (DMOS) is experimentally validated. The body effect on the behaviors of PMOS and CMOS inverter induced by the high substrate voltage has been observed. In order to mitigate the body effect, the PMOS must be isolated from the n-type substrate which serves as the drain of the HV MOSFET. Thus in 2022, this institute presented the first integration of a 10 V CMOS logic circuit, 20 V gate driver, and 600 V VDMOSFET with junction isolation considered [158], [159]. The AIST group demonstrated the first monolithic SiC power IC integrating a 1.2 kV-class vertical NMOSFET with a CMOS gate buffer in 2021 [13]. At the same time, the groups of University at Albany, NCSU, and OSU reported the monolithic integration of lateral HV NMOSFET with LV CMOS on a 6-inch 4H-SiC substrate fabricated at ADI which lacked the isolation [71]. They modified the epi stack such that the HV devices and circuits are completely isolated from their LV counterparts [111].

In short, isolation optimization between the HV power device and LV CMOS components has to be seriously taken into consideration for the monolithic integration development. Meanwhile, there are tradeoffs to choose a vertical or lateral design of a HV power device integrated with the LV CMOS. The biggest disadvantage for the integration technology with lateral HV MOSFET is that a blocking voltage over 1.2 kV is difficult to achieve, while for the technology with vertical architecture power MOSFET, the main costs are: 1) the noise caused by the vertical architecture of the power device affects the performance of CMOS circuitry; 2) a more complicated process flow is involved; 3) multiple power MOSFETs cannot be integrated on the same chip if they operate at different states.

VII. SUMMARY

Recently, operations in harsh environments such as high temperature, high irradiation are required in certain fields such as automobiles, space exploration, nuclear reactors, etc. The need for semiconductor technology using wide bandgap materials that exceed the physical limits of Si is increasing. This paper describes the challenges and progress made toward the IC development based on SiC CMOS technology. A systematic review of SiC CMOS technology in terms of process development, device performance, IC applications, and monolithic development has been presented. Examples of CMOS circuitry that have been successfully designed, fabricated and tested are provided.

The development of SiC CMOS technologies is still in a nascent phase, and we are facing a lot of challenges including material defects, metallization, reliability issues and so on.

However, SiC CMOS technology shows great potential in achieving application-specific ICs for extreme-environment electronics.

ACKNOWLEDGMENT

The authors would like to acknowledge the financial support of the U.S. National Science Foundation under Grants No. 1237816, IIP1465243, and ARPA-E under grant DE-AR0000895. Lastly, the authors acknowledge the outstanding contributions of many students in the UA Power Group and Mixed-Signal Computer-Aided Design Laboratory at the University of Arkansas for their efforts for more than a decade in designing circuits, models, process design kits, and braving new worlds in SiC CMOS technology.

REFERENCES

- [1] A. Thakur and S. Kumari, "A Comprehensive Review of Wide Band-Gap Semiconductors Technology," *International Journal Of Advance Research And Innovative Ideas In Education* 9, no. 1 (2023): 417-422, doi: 16.0415/IJARIE-19021.
- [2] D. Kimoto, "Characterization and Modeling of SiC Integrated Circuits for Harsh Environment," dissertation, 2017, doi: diva2:1184320.
- [3] R. Herberholz, V. Nadenau, U. Rühle, Ch Köble, H. W. Schock, and B. Dimmler, "Prospects of wide-gap chalcopyrites for thin film photovoltaic modules," *Solar energy materials and solar cells* 49, no. 1-4 (1997): 227-237., doi:10.1016/s0927-0248(97)00199-2.
- [4] T. Kimoto, "2-SiC material properties," in *Wide Bandgap Semiconductor Power Devices*, B. J. Baliga, Ed. Cambridge, U.K.:Woodhead Publishing, 2019, pp. 21-42. doi: 10.1016/B978-0-08-102306-8.00002-2.
- [5] T. Kimoto and J. A. Cooper, "Physical Properties of Silicon Carbide," in *Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices and Applications*, IEEE, 2014, pp.11-38, doi: 10.1002/9781118313534.ch2.
- [6] A. Das, M. R. Kanjilal, M. Mukherjee and A. Santra, "Review on Wide Band Gap Semiconductor," *2022 IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON)*, Kolkata, India, 2022, pp. 586-591, doi: 10.1109/EDKCON56221.2022.10032898.
- [7] X. She, A. Q. Huang, Ó. Lucía and B. Ozpineci, "Review of Silicon Carbide Power Devices and Their Applications," in *IEEE Transactions on Industrial Electronics*, vol. 64, no. 10, pp. 8193-8205, Oct. 2017, doi: 10.1109/TIE.2017.2652401.
- [8] X. Yuan, "Application of silicon carbide (SiC) power devices: Opportunities, challenges and potential solutions," *IECON 2017 - 43rd Annual Conference of the IEEE Industrial Electronics Society*, Beijing, China, 2017, pp. 893-900, doi: 10.1109/IECON.2017.8216154.
- [9] B. J. Baliga, "Power semiconductor device figure of merit for high-frequency applications," in *IEEE Electron Device Letters*, vol. 10, no. 10, pp. 455-457, Oct. 1989, doi: 10.1109/55.43098.
- [10] M. Treu, R. Rupp and G. Sölkner, "Reliability of SiC power devices and its influence on their commercialization - review, status, and remaining issues," *2010 IEEE International Reliability Physics Symposium*, Anaheim, CA, USA, 2010, pp. 156-161, doi: 10.1109/IRPS.2010.5488834.
- [11] K. Peng and E. Santi, "Performance projection and scalable loss model of SiC MOSFETs and SiC Schottky diodes," *2015 IEEE Electric Ship Technologies Symposium (ESTS)*, Old Town Alexandria, VA, USA, 2015, pp. 281-286, doi: 10.1109/ESTS.2015.7157905.
- [12] C. -M. Zetterling, "Integrated circuits in silicon carbide for high-temperature applications," *MRS bulletin* 40, no. 5 (2015): 431-438, doi: <https://doi.org/10.1557/mrs.2015.90>.
- [13] M. Okamoto, A. Yao, H. Sato and S. Harada, "First Demonstration of a Monolithic SiC Power IC Integrating a Vertical MOSFET with a CMOS Gate Buffer," *2021 33rd International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, Nagoya, Japan, 2021, pp. 71-74, doi: 10.23919/ISPSD50666.2021.9452262.
- [14] D. B. Slater, G. M. Johnson, L. A. Lipkin, A. V. Suvorov and J. W. Palmour, "Demonstration of a 6H-SiC CMOS technology," *1996 54th Annual Device Research Conference Digest*, Santa Barbara, CA, USA, 1996, pp. 162-163, doi: 10.1109/DRC.1996.546421.

[15] W. Xie, J. A. Cooper and M. R. Melloch, "Monolithic NMOS digital integrated circuits in 6H-SiC," *IEEE Electron Device Letters*, vol. 15, no. 11, pp. 455-457, Nov. 1994, doi: 10.1109/55.334665.

[16] R. Ghandi, C.-P. Chen, L. Yin, X. Zhu, L. Yu, S. Arthur, F. Ahmad, P. Sandvik, "Silicon Carbide Integrated Circuits with Stable Operation Over a Wide Temperature Range," *IEEE Electron Device Letters*, vol. 35, no. 12, pp. 1206-1208, Dec. 2014, doi: 10.1109/LED.2014.2362815.

[17] D. M. Brown, E. Downey, M. Ghezzo, J. Kretchmer, V. Krishnamurthy, W. Hennessy, G. Michon, "Silicon carbide MOSFET technology," *Solid-State Electron.*, vol. 39, no. 11, pp. 1531-1542, 1996, doi: [https://doi.org/10.1016/0038-1101\(96\)00079-2](https://doi.org/10.1016/0038-1101(96)00079-2).

[18] D. M. Brown, E. Downey, M. Ghezzo, J. Kretchmer, V. Krishnamurthy, W. Hennessy, G. Michon, "Silicon carbide MOSFET integrated circuit technology," *physica status solidi (a)* 162, no. 1 (1997): 459-479, doi: [https://doi.org/10.1002/1521-396X\(199707\)162:1<459::AID-PSSA459>3.0.CO;2-4](https://doi.org/10.1002/1521-396X(199707)162:1<459::AID-PSSA459>3.0.CO;2-4).

[19] D. M. Brown et al., "High temperature silicon carbide planar IC technology and first monolithic SiC operational amplifier IC," in *Proc. 2nd Int. High-Temperature Electron. Conf.*, 1994, pp. XI-17-XI-22.

[20] J.-S. Chen, K. T. Kornegay and S.-H. Ryu, "A silicon carbide CMOS intelligent gate driver circuit with stable operation over a wide temperature range," in *IEEE Journal of Solid-State Circuits*, vol. 34, no. 2, pp. 192-204, Feb. 1999, doi: 10.1109/4.743772.

[21] S. Ryu, K. T. Kornegay, J. A. Cooper and M. R. Melloch, "Monolithic CMOS digital integrated circuits in 6H-SiC using an implanted p-well process," in *IEEE Electron Device Letters*, vol. 18, no. 5, pp. 194-196, May 1997, doi: 10.1109/55.568759.

[22] D. B. Slater Jr., L. A. Lipkin, A. A. Suvorov, and J. W. Palmour, "Silicon carbide CMOS devices," U.S. Patent 6,344,663, issued February 5, 2002.

[23] D. Clark, E. P. Ramsay, A. E. Murphy, D. A. Smith, R. F. Thompson, R. A. R. Young, J. D. Cormack, J. McGonigal, C. Zhu, S. Finney, and J. Fletcher, "High temperature silicon carbide CMOS integrated circuits," *Mater. Sci. Forum*, vols. 679-680, pp. 726-729, Mar. 201, doi: <https://doi.org/10.4028/www.scientific.net/MSF.679-680.726>.

[24] R. F. Thompson, D. T. Clark, A. E. Murphy, E. P. Ramsay, D. A. Smith, R. A. R. Young, J. D. Cormack, J. McGonigal, J. Fletcher, C. Zhu, S. Finney, L. C. Martin, and A. B. Horsfall, "High temperature silicon carbide CMOS integrated circuits," *IMAPSource Proceedings* 2011, no. HITEN (2011): 115-119, doi: <https://doi.org/10.4071/HITEN-Paper5-DCClark>.

[25] M. Masunaga, S. Sato, A. Shima and R. Kuwana, "The Performance of Operational Amplifiers Consisting of 4H-SiC CMOS After Gamma Irradiation," in *IEEE Transactions on Electron Devices*, vol. 66, no. 1, pp. 343-348, Jan. 2019, doi: 10.1109/TED.2018.2877846.

[26] B. A. Hull, S.-H. Ryu, H. Fatima, J. Richmond, J. W. Palmour and J. Scofield, "Development of a 4H-SiC CMOS inverter," *Proc. Mater. Res. Soc. Symp.*, vol. 911, pp. 413-418, 2006, doi: 10.1557/PROC-0911-B13-02.

[27] P. G. Neudeck, G. M. Beheim, and C. S. Salupo, "600 °C logic gates using silicon carbide JFET's," presented at the *Government Microcircuit Applications Conf.*, Mar. 2000, pp. 1-10. [Online]. Available: <http://ntrs.nasa.gov/search.jsp?R=20000033844>.

[28] A. C. Patil, X. -a. Fu, C. Anuponggarch, M. Mehregany and S. L. Garverick, "6H-SiC JFETs for 450 °C Differential Sensing Applications," in *Journal of Microelectromechanical Systems*, vol. 18, no. 4, pp. 950-961, Aug. 2009, doi: 10.1109/JMEMS.2009.2021831.

[29] A. C. Patil, X. -a. Fu, M. Mehregany and S. L. Garverick, "Fully-monolithic, 600°C differential amplifiers in 6H-SiC JFET IC technology," *2009 IEEE Custom Integrated Circuits Conference*, San Jose, CA, USA, 2009, pp. 73-76, doi: 10.1109/CICC.2009.5280889.

[30] P. G. Neudeck, S. L. Garverick, D. J. Spry, L.-Y. Chen, G. M. Beheim, M. J. Krasowski, and M. Mehregany, "Extreme temperature 6H-SiC JFET integrated circuit technology," *Phys. Status Solidi A*, vol. 206, no. 10, pp. 2329-2345, Jun. 2009, doi: 10.1002/pssa.200925188.

[31] J. -Y. Lee, S. Singh and J. A. Cooper, "Demonstration and Characterization of Bipolar Monolithic Integrated Circuits in 4H-SiC," in *IEEE Transactions on Electron Devices*, vol. 55, no. 8, pp. 1946-1953, Aug. 2008, doi: 10.1109/TED.2008.926681.

[32] L. Lanni, B. G. Malm, M. Östling and C. -M. Zetterling, "500°C Bipolar Integrated OR/NOR Gate in 4H-SiC," in *IEEE Electron Device Letters*, vol. 34, no. 9, pp. 1091-1093, Sept. 2013, doi: 10.1109/LED.2013.2272649.

[33] L. Lanni, B. G. Malm, C.-M. Zetterling, M. Östling, "A 4H-SiC Bipolar Technology for High-Temperature Integrated Circuits," *Journal of Microelectronics and Electronic Packaging* 1 October 2013; 10 (4): 155-162. doi: <https://doi.org/10.4071/imeaps.390>.

[34] R. Hedayati, L. Lanni, S. Rodriguez, B. G. Malm, A. Rusu and C. -M. Zetterling, "A Monolithic, 500 °C Operational Amplifier in 4H-SiC Bipolar Technology," in *IEEE Electron Device Letters*, vol. 35, no. 7, pp. 693-695, July 2014, doi: 10.1109/LED.2014.2322335.

[35] E.P. Ramsay, D.T. Clark, J.D. Cormack, A.E. Murphy, D.A. Smith, R.F. Thompson, R.A.R. Young, S. Finney, "Digital and analogue integrated circuits in silicon carbide for high temperature operation," in *Proc. IMAPS High Temperature Electron. Conf.*, Albuquerque, NM, USA, 2012, pp. 373-377, doi: <https://doi.org/10.4071/HITEC-THP11>.

[36] R.A.R. Young, D. T. Clark, J. D. Cormack, A.E. Murphy, D. A. Smith, R. F. Thompson, E. P. Ramsay, S. Finney, "High Temperature Digital and Analogue Integrated Circuits in Silicon Carbide," *Materials Science Forum*, vol. 740-742, pp. 1065-1068, Jan 2013, doi: <https://doi.org/10.4028/www.scientific.net/MSF.740-742.1065>.

[37] A. Rahman, S. Roy, R. C. Murphree, H. A. Mantooth, A. M. Francis and J. Holmes, "A SiC 8 Bit DAC at 400°C," *2015 IEEE 3rd Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, Blacksburg, VA, USA, 2015, pp. 241-246, doi: 10.1109/WiPDA.2015.7369325.

[38] N. Kuhns, L. Caley, A. Rahman, S. Ahmed, J. Di, H. A. Mantooth, A. M. Francis, and J. Holmes, "Complex High-Temperature CMOS Silicon Carbide Digital Circuit Designs," in *IEEE Transactions on Device and Materials Reliability*, vol. 16, no. 2, pp. 105-111, June 2016, doi: 10.1109/TDMR.2016.2530664.

[39] M. Masunaga, S. Sato, R. Kuwana, N. Sugii and A. Shima, "4H-SiC CMOS Transimpedance Amplifier of Gamma-Irradiation Resistance Over 1 MGy," in *IEEE Transactions on Electron Devices*, vol. 67, no. 1, pp. 224-229, Jan. 2020, doi: 10.1109/TED.2019.2953935.

[40] M. Masunaga, S. Sato, R. Kuwana, I. Hara, and A. Shima, "Electrical characterization of the operational amplifier consisting of 4H-SiC MOSFETs after gamma irradiation," *Mater. Sci. Forum*, vol. 924, pp. 984-987, Jun. 2018, doi: <https://doi.org/10.4028/www.scientific.net/MSF.924.984>.

[41] E. N. Mokhov, *Doping of SiC Crystals During Sublimation Growth and Diffusion*. London, U.K.: IntechOpen, 2019, pp. 1-25.

[42] M. V. Rao, J. A. Gardner, P. H. Chi, O. W. Holland, G. Kelner, J. Kretchmer, M. Ghezzo, "Phosphorus and boron implantation in 6H-SiC," *J. Appl. Phys.* 15 May 1997; 81 (10): 6635-6641. doi: <https://doi.org/10.1063/1.365236>, "Phosphorus and boron implantation in 6H-SiC", *Journal of applied physics* 81, no. 10 (1997): 6635-6641, doi: <https://doi.org/10.1063/1.365236>.

[43] M. V. Rao, J. Tucker, O.W. Holland and N. Papanicolaou, "Donor ion-implantation doping into SiC", *Journal of electronic materials*, 28, 334-340, doi: <https://doi.org/10.1007/s11664-999-0036-8>.

[44] E.M. Handy, M.V. Rao, O.W. Holland, P.H. Chi, K.A. Jones, M.A. Derenge, R. D. Vispute, and T. Venkatesan, "Al, B, and Ga ion-implantation doping of SiC", *Journal of electronic materials* 29 (2000): 1340-1345, doi: <https://doi.org/10.1007/s11664-000-0135-z>.

[45] J. Senzaki, K. Fukuda, S. Imai, Y. Tanaka, Naoto Kobayashi, H. Tanoue, H. Okushi, and K. Arai, "The post-annealing temperature dependences of electrical properties and surface morphologies for arsenic ion-implanted 4H-SiC at high temperature," *Appl. Surf. Sci.*, vols. 159-160, pp. 544-549, Jun. 2000, doi: [https://doi.org/10.1016/S0169-4332\(00\)00093-3](https://doi.org/10.1016/S0169-4332(00)00093-3).

[46] J. Gardner, M. V. Rao, O. W. Holland, G. Kelner, D. S. Simons, P. H. Chi, J. M. Andrews, J. Kretchmer, and M. Ghezz, "Elevated temperature nitrogen implants in 6H-SiC," *Journal of electronic materials* 25 (1996): 885-892, doi: <https://doi.org/10.1007/BF02666654>.

[47] N. Inoue, A. Itoh, T. Kimoto, H. Matsunami, T. Nakata, and M. Inoue, "Hot implantation of nitrogen donors into p-type α -SiC and characterization of n-p junction", *Journal of electronic materials* 26 (1997): 165-171, doi: <https://doi.org/10.1007/s11664-997-0144-2>.

[48] J. Muting, V. Bobal, L. Vines, U. Grossner, "Phosphorus implantation into 4H-SiC at room and elevated temperature", *Semiconductor Science and Technology* 36, no. 6 (2021): 065002, doi: 10.1088/1361-6641/abf55a.

[49] M. A. Capano, J. Cooper, M. R. Melloch, A. Saxler and W. C. Mitchel, "Ionization energies and electron mobilities in phosphorus- and nitrogen-implanted 4H-silicon carbide," *J. Appl. Phys.*, vol. 87, no. 12, pp. 8773-8777, Jun. 2000, doi: <https://doi.org/10.1063/1.373609>.

[50] M. Laube, F. Schmid, G. Pensl, G. Wagner, M. Linnarsson and M. Maier, "Electrical activation of high concentrations of N⁺ and P⁺ ions implanted into 4H-SiC," *J. Appl. Phys.*, vol. 92, no. 1, pp. 549-554, Jul. 2002, doi: <https://doi.org/10.1063/1.1479462>.

[51] G. Pensl, H. Morkoç, B. Monemar and E. Janzén, "Conductivity Control of SiC by In-Situ Doping and Ion Implantation," *Materials Science Forum*, vol. 264–268, Feb. 1998, pp. 675–680, doi: <https://doi.org/10.4028/www.scientific.net/MSF.264-268.675>.

[52] S. Seshadri, G. W. Eldridge and A. K. Agarwal, "Comparison of the annealing behavior of high-dose nitrogen- aluminium- and boron-implanted 4H-SiC," *Appl. Phys. Lett.*, vol. 72, no. 16, pp. 2026, Apr. 1998, doi: <https://doi.org/10.1063/1.121681>.

[53] V. Khemka, "Characterization of phosphorus implantation in 4H-SiC," *J. Electron. Mater.*, vol. 28, no. 3, pp. 167-174, 1999, doi: <https://doi.org/10.1007/s11664-999-0008-z>.

[54] Y. Negoro, K. Katsumoto, T. Kimoto and H. Matsunami, "Electronic behaviors of high-dose phosphorus-ion implanted 4H-SiC (0001)," *J. Appl. Phys.*, vol. 96, no. 1, pp. 224-228, Jul. 2004, doi: <https://doi.org/10.1063/1.1756213>.

[55] T. Troffer, M. Schadt, T. Frank, H. Itoh, G. Pensl, J. Heindl, H. P. Strunk, and M. Maier, "Doping of SiC by implantation of boron and aluminum," *Phys. Stat. Sol. (a)*, vol. 162, no. 1, pp. 277–298, 1997, doi: [https://doi.org/10.1002/1521-396X\(199707\)162:1<277::AID-PSSA277>3.0.CO;2-C](https://doi.org/10.1002/1521-396X(199707)162:1<277::AID-PSSA277>3.0.CO;2-C).

[56] J. M. Bluet, J. Pernot, J. Camassel, S. Contreras, J. L. Robert, J. F. Michaud, T. Billon, "Activation of aluminum implanted at high doses in 4H-SiC," *J. Appl. Phys.*, vol. 88, no. 4, pp. 1971-1977, 2000, doi: <https://doi.org/10.1063/1.1305904>.

[57] Y. Negoro, T. Kimoto, H. Matsunami, F. Schmid and G. Pensl, "Electrical activation of high-concentration aluminum implanted in 4H-SiC," *J. Appl. Phys.*, vol. 96, no. 9, pp. 4916-4922, Nov. 2004, doi: <https://doi.org/10.1063/1.1796518>.

[58] F. Roccaforte, P. Fiorenza, M. Vivona, G. Greco and F. Giannazzo, "Selective doping in silicon carbide power devices", *Materials*, vol. 14, no. 14, pp. 3923, Jul. 2021, doi: [10.3390/ma14143923](https://doi.org/10.3390/ma14143923).

[59] F. Giannazzo, F. Roccaforte and V. Raineri, "Acceptor compensation and mobility profiles in multiple Al implanted 4H-SiC," *Appl. Phys. Lett.*, vol. 91, no. 20, pp. 202104, 2007, doi: [10.1063/1.2813022](https://doi.org/10.1063/1.2813022).

[60] M. A. Capano, S.-H. Ryu, M. R. Melloch and J. A. Cooper, Jr., "Dopant activation and surface morphology of ion implanted 4H- and 6H-silicon carbide," *J. Electron. Mater.*, vol. 27, pp. 370, 1998, doi: <https://doi.org/10.1007/s11664-998-0417-4>.

[61] M. A. Capano, S. Ryu, J. A. Cooper Jr., M. R. Melloch, K. Rottner, S. Karlsson, N. Nordell, A. Powell, and D. E. Walker Jr., "Surface roughening in ion implanted 4H-silicon carbide," *J. Electron. Mater.*, vol. 28, pp. 214, 1999, doi: <https://doi.org/10.1007/s11664-999-0016-z>.

[62] E. M. Handy, "Effectiveness of AlN encapsulant in annealing ion-implanted SiC," *J. Appl. Phys.*, vol. 86, pp. 746-751, July 1999, doi: <https://doi.org/10.1063/1.370798>.

[63] K. Kawahara, G. Alfieri and T. Kimoto, "Detection and depth analyses of deep levels generated by ion implantation in n- and p-type 4H-SiC," *J. Appl. Phys.*, vol. 106, pp. 013719-1-013719-6, 2009, doi: <https://doi.org/10.1063/1.3159901>.

[64] A. Hallén, M. S. Janson, A. Y. Kuznetsov, D. Åberg, M. K. Linnarsson, B. G. Svensson, P. O. Persson, F. H. C. Carlsson, L. Storasta, J. P. Bergman, S. G. Sridhara, and Y. Zhang, "Ion implantation of silicon carbide," *Nucl. Instrum. Methods Phys. Res. B, Beam Interact. Mater. At.*, vol. 186, no. 1–4, pp. 186–194, Jan. 2002, doi: [https://doi.org/10.1016/S0168-583X\(01\)00880-1](https://doi.org/10.1016/S0168-583X(01)00880-1).

[65] K. Kawahara, J. Suda, G. Pensl and T. Kimoto, "Reduction of deep levels generated by ion implantation into n- and p-type 4H-SiC," *J. Appl. Phys.*, vol. 108, no. 3, 2010, doi: <https://doi.org/10.1063/1.3456159>.

[66] Sei-Hyung Ryu, K. T. Kornegray, J. A. Cooper and M. R. Melloch, "Digital CMOS IC's in 6H-SiC operating on a 5-V power supply," in *IEEE Transactions on Electron Devices*, vol. 45, no. 1, pp. 45-53, Jan. 1998, doi: [10.1109/16.658810](https://doi.org/10.1109/16.658810).

[67] J. S. Han, K. Y. Cheong, S. Dimitrijev, M. Laube and G. Pensl, "A p-channel MOSFETs on 4H-SiC," *Mater. Sci. Forum*, vol. 457460, pp. 1401-1404, 2004, doi: <https://doi.org/10.4028/www.scientific.net/MSF.457-460.1401>.

[68] M. Okamoto, M. Iijima, T. Yatsuo, K. Fukuda and H. Okumura, "Effect of doping concentration in buried-channel NMOSFETs on electrical properties of 4H-SiC CMOS devices," *Mater. Sci. Forum*, vol. 645, pp. 995-998, Apr. 2010, doi: <https://doi.org/10.4028/www.scientific.net/MSF.645-648.995>.

[69] M. Okamoto, M. Iijima, T. Nagano, K. Fukuda and H. Okumura, "Characteristics of 4H-SiC n- and p-channel metal-oxide-semiconductor field-effect transistors with ion-implanted buried channel," *Jap. J. Appl. Phys.*, vol. 51, pp. 02BF05, 2012, doi: [10.1143/JJAP.51.02BF05](https://doi.org/10.1143/JJAP.51.02BF05).

[70] Q.-W. Song, X.-Y. Tang, Y.-J. He, G.-N. Tang, Y.-H. Wang, Y.-M. Zhang, H. Guo, R.-X. Jia, H.-L. Lv, Y.-M. Zhang, Y.-M. Zhang, "Fabrication and characterization of the normally-off N-channel lateral 4H-SiC metal-oxide-semiconductor field-effect transistors," *Chinese Physics B* 25, no. 3 (2016): 037306, doi: [10.1088/1674-1056/25/3/037306](https://doi.org/10.1088/1674-1056/25/3/037306).

[71] S.B. Isukapati, H. Zhang, T. Liu, E. Ashik, B. Lee, A.J. Morgan, W. Sun, A. Fayed, A.K. Agarwal, "Monolithic integration of lateral HV power MOSFET with LV CMOS for SiC power IC technology," *2021 33rd International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, Nagoya, Japan, 2021, pp. 267-270, doi: [10.23919/ISPSD50666.2021.9452235](https://doi.org/10.23919/ISPSD50666.2021.9452235).

[72] C.-L. Hung, B.-Y. Tsui, T.-K. Tsai, L.-J. Lin, and Y.-X. Wen, "Design, process, and characterization of complementary metal-oxide-semiconductor circuits and six-transistor static random-access memory in 4H-SiC," *ECS J. Solid State Sci. Technol.*, vol. 11, no. 4, Apr. 2022, Art. no. 045001, doi: [10.1149/2162-8777/ac6119](https://doi.org/10.1149/2162-8777/ac6119).

[73] K. Ueno and T. Oikawa, "Counter-doped MOSFETs of 4H-SiC," *IEEE Electron Device Lett.*, vol. 20, no. 12, pp. 624-626, Dec. 1999, doi: [10.1109/55.806105](https://doi.org/10.1109/55.806105).

[74] F. Moscatelli, A. Poggi, S. Solmi and R. Nipoti, "Nitrogen Implantation to Improve Electron Channel Mobility in 4H-SiC MOSFET," in *IEEE Transactions on Electron Devices*, vol. 55, no. 4, pp. 961-967, April 2008, doi: [10.1109/TED.2008.917107](https://doi.org/10.1109/TED.2008.917107).

[75] M. Cabello, V. Soler, G. Rius, J. Montserrat, J. Rebollo, and P. Godignon, "Advanced processing for mobility improvement in 4HSiC MOSFETs: A review," *Mater. Sci. in Semicond. Process.*, vol. 78, no. August 2017, pp. 22–31, Nov. 2018, doi: [10.1016/j.mss.2017.10.030](https://doi.org/10.1016/j.mss.2017.10.030).

[76] C. M. Zetterling, *Process Technology for Silicon Carbide Devices*. London, U.K.: Institution of Electrical Engineers, 2002.

[77] J. T. Wolan, B.A. Grayson, J. Kohlscheen, Y. Emirov, R. Schlaf, R. Swartz, and S.E. Saddow, "Effect of hydrogen etching and subsequent sacrificial thermal oxidation on morphology and composition of 4H-SiC surfaces," *J. Electron. Mater.* 31, 380–383 (2002), doi: <https://doi.org/10.1007/s11664-002-0087-6>.

[78] K. Tachiki, M. Kaneko, T. Kobayashi, and T. Kimoto, "Formation of high-quality SiC(0001)/SiO₂ structures by excluding oxidation process with H₂ etching before SiO₂ deposition and high-temperature N₂ annealing," *Appl. Phys. Express*, vol. 13, Nov. 2020, Art. no. 121002, doi: [10.35848/1882-0786/abc6ed](https://doi.org/10.35848/1882-0786/abc6ed).

[79] A. Koh, A. Kestle, C. Wright, S. P. Wilks, P. A. Mawby, and W. R. Bowen, "Comparative surface studies on wet and dry sacrificial thermal oxidation on silicon carbide," *Appl. Surface Sci.*, vol. 174, pp. 210–216, 2001, doi: [https://doi.org/10.1016/S0169-4332\(01\)00150-7](https://doi.org/10.1016/S0169-4332(01)00150-7).

[80] I. U. Jayawardhena, R. P. Ramamurthy, D. Morisette, A. C. Ahyi, R. Thorpe, M. A. Kuroda, L. C. Feldman, S. Dhar, "Effect of surface treatments on ALD Al₂O₃/4H-SiC metal-oxide-semiconductor field-effect transistors," *J. Appl. Phys.* 21 February 2021; 129 (7): 075702, doi: <https://doi.org/10.1063/5.0040586>.

[81] D. Okamoto, H. Yano, K. Hirata, T. Hatayama and T. Fuyuki, "Improved Inversion Channel Mobility in 4H-SiC MOSFETs on Si Face Utilizing Phosphorus-Doped Gate Oxide," in *IEEE Electron Device Letters*, vol. 31, no. 7, pp. 710-712, July 2010, doi: [10.1109/LED.2010.2047239](https://doi.org/10.1109/LED.2010.2047239).

[82] T. Hatayama, S. Hino, N. Miura, T. Oomori and E. Tokumitsu, "Remarkable Increase in the Channel Mobility of SiC-MOSFETs by Controlling the Interfacial SiO₂ Layer Between Al₂O₃ and SiC," in *IEEE Transactions on Electron Devices*, vol. 55, no. 8, pp. 2041-2045, Aug. 2008, doi: [10.1109/TED.2008.926647](https://doi.org/10.1109/TED.2008.926647).

[83] S. Harada, R. Kosugi, J. Senzaki, W.-J. Cho, K. Fukuda, K. Arai, S. Suzuki, "Relationship between channel mobility and interface state density in SiC metal-oxide-semiconductor field-effect transistor," *J. Appl. Phys.*, vol. 91, no. 3, pp. 1568–1571, Feb. 2002, doi: <https://doi.org/10.1063/1.1428085>.

[84] C.-Y. Lu, J.A. Cooper, T. Tsui, G. Chung, J.R. Williams, K. McDonald, L.C. Feldman, "Effect of process variations and ambient temperature on electron mobility at the SiO₂/4H-SiC interface," in *IEEE Transactions on Electron Devices*, vol. 50, no. 7, pp. 1582-1588, July 2003, doi: [10.1109/TED.2003.814974](https://doi.org/10.1109/TED.2003.814974).

[85] G.Y. Chung, C.C. Tin, J.R. Williams, K. McDonald, R.K. Chanana, R.A. Weller, S.T. Pantelides, L.C. Feldman, O.W. Holland, M.K. Das, J.W. Palmour, "Improved inversion channel mobility for 4H-SiC MOSFETs following high temperature anneals in nitric oxide," in *IEEE Electron Device Letters*, vol. 22, no. 4, pp. 176-178, April 2001, doi: [10.1109/55.915604](https://doi.org/10.1109/55.915604).

[86] L. A. Lipkin, M. K. Das, and J. W. Palmour, “ N_2O processing improves the 4H-SiC:SiO₂ interface,” *Mater. Sci. Forum*, vols. 389–393, pp. 985–988, 2002, doi: <https://doi.org/10.4028/www.scientific.net/MSF.389-393.985>.

[87] A. Chanthaphan, T. Hosoi, T. Shimura, and H. Watanabe, “Study of SiO₂/4H-SiC interface nitridation by post-oxidation annealing in pure nitrogen gas,” *AIP Adv.*, vol. 5, no. 9, Sep. 2015, Art. no. 097134, doi: <https://doi.org/10.1063/1.4930980>.

[88] D. Okamoto, M. Sometani, S. Harada, R. Kosugi, Y. Yonezawa and H. Yano, “Improved Channel Mobility in 4H-SiC MOSFETs by Boron Passivation,” in *IEEE Electron Device Letters*, vol. 35, no. 12, pp. 1176–1178, Dec. 2014, doi: 10.1109/LED.2014.2362768.

[89] H. Yano, T. Hatayama, Y. Uraoka, T. Fuyuki, “High Temperature NO Annealing of Deposited SiO₂ and SiON Films on N-Type 4H-SiC,” *Materials Science Forum*, vol. 483-485, pp. 685-688, 2005. <https://doi.org/10.4028/www.scientific.net/MSF.483-485.685>.

[90] T. Kimoto, H. Kawano, M. Noborio, J. Suda, and H. Matsunami, “Improved dielectric and interface properties of 4H-SiC MOS structures processed by oxide deposition and N_2O annealing,” *Mater. Sci. Forum*, vol. 527–529, pp. 987–990, 2006, doi: 10.4028/www.scientific.net/msf.527-529.987.

[91] J. Crofton, L. M. Porter, and J. R. Williams, “The physics of ohmic contacts to SiC,” *Phys. Status Solidi B*, vol. 202, no. 1, pp. 581–603, Jul. 1997, doi: 10.1002/1521-3951(199707)202:13.0.CO;2-M.

[92] F. Roccaforte, F. La Via, and V. Raineri, “Ohmic contact to SiC,” *Int. J. High Speed Electron. Syst.*, vol. 15, no. 4, pp. 781–820, 2005. 10.1142/S0129156405003429.

[93] M. Vivona, G. Greco, C. Bongiorno, R. Lo Nigro, S. Scalese, and F. Roccaforte, “Electrical and structural properties of surfaces and interfaces in Ti/Al/Ni Ohmic contacts to p-type implanted 4H-SiC,” *Appl Surf Sci* 2017;420:331–5, doi: 10.1016/j.apsusc.2017.05.065.

[94] L. Fursin, J. Zhao, and M. Weiner, “Nickel ohmic contacts to p- and n-type 4H-SiC,” *Electron. Lett.*, vol. 37, no. 17, pp. 1092–1093, Aug. 2001, doi: 10.1049/el:20010738.

[95] K. Ito, T. Onishi, H. Takeda, K. Kohama, S. Tsukimoto, M. Konno, Y. Suzuki, and M. Murakami, “Simultaneous formation of Ni/Al ohmic contacts to both nand p-Type 4H-SiC,” *J. Electron. Mater.*, vol. 37, no. 11, pp. 1674–1680, Aug. 2008, doi: 10.1007/s11664-008-0525-1.

[96] F. La Via, F. Roccaforte, A. Makhtari, V. Raineri, P. Musumeci, and L. Calcagno, “Structural and electrical characterisation of titanium and nickel silicide contacts on silicon carbide,” *Microelectron. Eng.*, vol. 60, nos. 1–2, pp. 269–282, Jan. 2002, doi: [https://doi.org/10.1016/S0167-9317\(01\)00604-9](https://doi.org/10.1016/S0167-9317(01)00604-9).

[97] B. J. Johnson and M. A. Capano, “Mechanism of ohmic behavior of Al/Ti contacts to p-type 4H-SiC after annealing,” *J. Appl. Phys.*, vol. 95, no. 10, pp. 5616–5620, May 2004, doi: 10.1063/1.1707215.

[98] X. Zhang, Y. Tang, H. Shen, Y. Bai, “Study on simultaneous formation of ohmic contacts on p- and n- type 4H-SiC using Ni/Ti/Al ternary system,” *2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)*, Guilin, China, 2014, pp. 1-3, doi: 10.1109/ICSICT.2014.7021382.

[99] M. Vivona, G. Greco, C. Bongiorno, S. Di Franco, R. Lo Nigro, S. Scalese, S. Rascunà, M. Saggio, F. Roccaforte, “Study of Ti/Al/Ni ohmic contacts to p-type implanted 4H-SiC,” *Mater. Sci. Forum* 29 (2018) 377–380, doi: <https://doi.org/10.4028/www.scientific.net/MSF.924.377>.

[100] S. Krishnaswami et al., “Gate oxide reliability of 4H-SiC MOS devices,” *2005 IEEE International Reliability Physics Symposium*, 2005. Proceedings. 43rd Annual., San Jose, CA, USA, 2005, pp. 592-593, doi: 10.1109/RELPHY.2005.1493158.

[101] E. Murakami, T. Takeshita, and K. Oda, “TDDDB lifetime enhancement in SiC-MOSFETs under gate-switching operation,” *Mater. Sci. Forum*, vol. 1004, pp. 665–670, Jul. 2020, doi: 10.4028/www.scientific.net/MSF.1004.665.

[102] T. Liu, (2022). *Gate Oxide Reliability of 4H-SiC MOSFETs*. The Ohio State University.

[103] X. Yang, Q. Sang, C. Wang, M. Yu and Y. Zhao, “Development and Challenges of Reliability Modeling From Transistors to Circuits,” in *IEEE Journal of the Electron Devices Society*, vol. 11, pp. 179-189, 2023, doi: 10.1109/JEDS2023.3253081.

[104] L. Mo, Q. Yu, Z. Hu, B. Zhou, T. Yi, L. Yuan, L. Lin, F. Shen, T. Liang, “Single event burnout of SiC MOSFET induced by atmospheric neutrons,” *Microelectronics Reliability* 146 (2023): 114997, doi: <https://doi.org/10.1016/j.micrel.2023.114997>.

[105] August 1 Measurement and reporting of alpha particle and terrestrial cosmic rayinduced soft errors in semiconductor devices, Available, <https://www.jedec.org/standards-documents/docs/jesd-89a>.

[106] M. H. Weng, D. T. Clark, S. N. Wright, D. L. Gordon, M. A. Duncan, S. J. Kirkham, M. I. Idris, H. K. Chan, R. A. R. Young, and E. P. Ramsay, “Recent advance in high manufacturing readiness level and high temperature CMOS mixed-signal integrated circuits on silicon carbide,” *Semicond. Sci. Technol.*, vol. 32, no. 5, p. 054003, 2017, doi: <http://stacks.iop.org/0268-1242/32/i=5/a=054003>.

[107] D. T. Clark, Robin F. Thompson, Aled E. Murphy, David A. Smith, Ewan P. Ramsay, Robert A. R. Young, Craig T. Ryan, Sean Wright, and Alton B. Horsfall, “CMOS Circuits on Silicon Carbide for High Temperature Operation,” in *Materials Research Society Symposium Proceedings*, vol. 1693, June 2014, doi: 10.1557/opl.2014.599.

[108] C.-P. Chen, R. Ghandi, L. Yin, X. Zhu, L. Yu, S. Aurther, and P. Sandvik, “500 °C silicon carbide MOSFET-based integrated circuits,” presented at the *IMAPS Int. Conf. High Temperature Electron.*, Jun. 2014, doi: <http://dx.doi.org/10.4071/HITEC-TP14>.

[109] S. Sato, M. Masunaga, Y. Mori, N. sugii, and A. Shima, “Impact of interface trap density of SiC-MOSFET in high-temperature environment,” *Mater. Sci. Forum*, vol. 963, pp. 633–636, Jul. 2019, doi: 10.4028/www.scientific.net/MSF.963.633.

[110] M. Albrecht, T. Erlbacher, A. Bauer, and L. Frey, “Improving 5 V digital 4H-SiC CMOS ICs for operating at 400 °C using PMOS channel implantation,” *Mater. Sci. Forum*, vol. 963, pp. 827–831, Jul. 2019, doi: 10.4028/www.scientific.net/MSF.963.827.

[111] S. B. Isukapati, H. Zhang, T. Liu, E. Ashik, B. Lee, AJ. Morgan, W. Sung, A. Fayed, A. Agarwal, “Development of Isolated CMOS and HV MOSFET on an N- epi/P- epi/4H-SiC N+ Substrate for Power IC Applications,” *2021 IEEE 8th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, Redondo Beach, CA, USA, 2021, pp. 118-122, doi: 10.1109/WiPDA49284.2021.9645134.

[112] J. Romijn, S. Vollebregt, L. M. Middelburg, B. El Mansouri, H. W. van Zeijl, A. May, T. Erlbacher, G. Q. Zhang and P. M Sarro, “Integrated Digital and Analog Circuit Blocks in a Scalable Silicon Carbide CMOS Technology,” in *IEEE Transactions on Electron Devices*, vol. 69, no. 1, pp. 4-10, Jan. 2022, doi: 10.1109/TED.2021.3125279.

[113] Y. Taur and T. Ning, *Fundamentals of Modern VLSI Devices*, 2nd ed. Cambridge, U.K., Cambridge Univ. Press, 2009.

[114] A. S. Kashyap, C. -P. Chen and V. Tilak, “Compact modeling of silicon carbide lateral MOSFETs for extreme environment integrated circuits,” *2011 International Semiconductor Device Research Symposium (ISDRS)*, College Park, MD, USA, 2011, pp. 1-2, doi: 10.1109/ISDRS.2011.6135185.

[115] M. Mudholkar and H. A. Mantooth, “Characterization and Modeling of 4H-SiC Lateral MOSFETs for Integrated Circuit Design,” in *IEEE Transactions on Electron Devices*, vol. 60, no. 6, pp. 1923-1930, June 2013, doi: 10.1109/TED.2013.2258287.

[116] Y. Cheng, M.-C. Jeng, Z. Liu, J. Huang, M. Chan, K. Chen, P. K. Ko, C. Hu, “A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation,” in *IEEE Transactions on Electron Devices*, vol. 44, no. 2, pp. 277-287, Feb. 1997, doi: 10.1109/16.557715.

[117] BSIM Group, “BSIM4 Model”, <https://bsim.berkeley.edu/models/bsim4/> (accessed: Mar. 19, 2024).

[118] S. Ahmed, A. U. Rashid, M. M. Hossain, T. Vrotsos, A. M. Francis and H. A. Mantooth, “DC Modeling and Geometry Scaling of SiC Low-Voltage MOSFETs for Integrated Circuit Design,” in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 7, no. 3, pp. 1574-1583, Sept. 2019, doi: 10.1109/JESTPE.2019.2925955.

[119] N. S. Saks, S. S. Mani, A. K. Agarwal, “Interface trap profile near the band edges at the 4H-SiC/SiO₂ interface,” *Appl. Phys. Lett.*, vol. 76, p. 2250, 2000, doi: <https://doi.org/10.1063/1.126311>.

[120] A. S. M. K. Hasan, M. Z. Islam, N. Vail, J. Venker, M. M. Hossain and H. A. Mantooth, “Threshold Voltage Extraction Method for Low Voltage SiC MOSFETs at High-Temperature,” *2023 IEEE Energy Conversion Congress and Exposition (ECCE)*, Nashville, TN, USA, 2023.

[121] C. -P. Chen and R. Ghandi, “Designing silicon carbide NMOS integrated circuits for wide temperature operation,” *2015 IEEE International Symposium on Circuits and Systems (ISCAS)*, Lisbon, Portugal, 2015, pp. 109-112, doi: 10.1109/ISCAS.2015.7168582.

[122] D. R. Brennan, “Silicon carbide technology for extreme environments,” dissertation, Newcastle University, United Kingdom, March 2015.

[123] A. M. Francis, A. Rahaman, J. Holmes, S. Ahmed, J. Dia, H. A. Mantooth et al, “Design of Analog and MixedSignal Integrated SiC CMOS

Circuits with High Fidelity Process Design Kits," GOMAC 2014, Mar. 2014.

[124] A. Rahman, L. Caley, S. Roy, N. Kuhns, H. A. Mantooth, J. Di, A. M. Francis, and J. Holmes, "High Temperature Data Converters in Silicon Carbide CMOS," in *IEEE Transactions on Electron Devices*, vol. 64, no. 4, pp. 1426-1432, April 2017, doi: 10.1109/TED.2017.2665520.

[125] M. Barlow, S. Ahmed, H. A. Mantooth and A. M. Francis, "An integrated SiC CMOS gate driver," 2016 IEEE Applied Power Electronics Conference and Exposition (APEC), Long Beach, CA, USA, 2016, pp. 1646-1649, doi: 10.1109/APEC.2016.7468087.

[126] M. Francis, J. Holmes, N. Chiolino, M. Barlow, A. Abbasi, and H. A. Mantooth, "High-temperature operation of silicon carbide CMOS circuits for Venus surface application," in *Proc. IMAPS High Temperature Electron. Conf.*, 2016, vol. 2016, pp. 242-248, doi: <https://doi.org/10.4071/2016-HITEC-242>.

[127] R. C. Murphree, S. Roy, S. Ahmed, M. Barlow, A. Rahman, A. M. Francis, J. Holmes, H. A. Mantooth, and J. Di, "A SiC CMOS Linear Voltage Regulator for High-Temperature Applications," in *IEEE Transactions on Power Electronics*, vol. 35, no. 1, pp. 913-923, Jan. 2020, doi: 10.1109/TPEL.2019.2914169.

[128] A. Rahman, A. M. Francis, S. Ahmed, S. K. Akula, J. Holmes and A. Mantooth, "High-Temperature Voltage and Current References in Silicon Carbide CMOS," in *IEEE Transactions on Electron Devices*, vol. 63, no. 6, pp. 2455-2461, June 2016, doi: 10.1109/TED.2016.2550580.

[129] S. Roy, R. C. Murphree, A. Abbasi, A. Rahman, S. Ahmed, J. A. Gattis, A. M. Francis, J. Holmes, H. A. Mantooth, and J. Di, "A SiC CMOS Digitally Controlled PWM Generator for High-Temperature Applications," in *IEEE Transactions on Industrial Electronics*, vol. 64, no. 10, pp. 8364-8372, Oct. 2017, doi: 10.1109/TIE.2017.2694413.

[130] M. R. Benavides, A. N. Castillo, A. Rahman, M. Barlow, D. Abreu, C. Rowlett, H. A. Mantooth, A. M. Francis, and J. A. Holmes, "Low Power Silicon Carbide RS-485 Transceiver," *IMAPS High Temperature Electronics Conference (HiTEC)*, Albuquerque, NM, USA, 2016, vol. 2016, pp. 257-262, doi: <https://doi.org/10.4071/2016-HITEC-257>.

[131] A. Rahman, S. Roy, R. Murphree, R. Kotech, K. Addington, A. Abbasi, H.A. Mantooth, A.M. Francis, J. Holmes, J. Di, "High-Temperature SiC CMOS Comparator and op-amp for Protection Circuits in Voltage Regulators and Switch-Mode Converters," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, no. 3, pp. 935-945, Sept. 2016, doi: 10.1109/JESTPE.2016.2584599.

[132] A. Abbasi, R. Murphree, S. Roy, M. Suggs, J. Fraley, H. A. Mantooth, J. Di, T. Erlbacher, "High temperature memory design, implementation, and characterization in 1 μ m SiC CMOS technology," in *Proc. Additional Conf. (Device Packag., HiTEC, HiTEN, CICMT)*, Jul. 2019, pp. 11-15, doi: 10.4071/2380-4491.2019.HiTEN.000011.

[133] A. Abbasi, S. Roy, R. Murphree, A.-U. Rashid, M.M. Hossain, P. Lai, J. Fraley, T. Erlbacher, Z. Chen, H. A. Mantooth, "Characterization of a Silicon Carbide BCD Process for 300°C Circuits," 2019 IEEE 7th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Raleigh, NC, USA, 2019, pp. 231-236, doi: 10.1109/WiPDA46397.2019.8998920.

[134] A. Abbasi, A. Faruque, S. Roy, R. Murphree, T. Erlbacher, H. A. Mantooth, "Gate Driver Design in a 1 μ m SiC CMOS Process for Heterogeneous Integration Inside SiC Power Module," *International Symposium on Microelectronics* 1 September 2020; 2020 (1): 000281-000285, doi: <https://doi.org/10.4071/2380-4505-2020.1.000281>.

[135] S. Roy, K. Faruque A. Abbasi, H. A. Mantooth, "High-Temperature LTCC Assembly and Design of SiC BJT-Based Negative Charge Pump," in *International Journal of Electronics Letters*, vol. 10, no. 2, pp. 177-187, 2022, doi: <https://doi.org/10.1080/21681724.2021.1901997>.

[136] S. Roy, A. U. Rashid, A. Abbasi, R. C. Murphree, M. M. Hossain, A. Faruque, A. Metreveli, C.-M. Zetterling, J. Fraley, B. Sparkman, H. A. Mantooth, "Silicon Carbide Bipolar Analog Circuits for Extreme Temperature Signal Conditioning," in *IEEE Transactions on Electron Devices*, vol. 66, no. 9, pp. 3764-3770, Sept. 2019, doi: 10.1109/TED.2019.2928484.

[137] M. Shakir, S. Hou, A. Metreveli, A. U. Rashid, H. A. Mantooth and C. - M. Zetterling, "555-Timer and Comparators Operational at 500°C," in *IEEE Transactions on Electron Devices*, vol. 66, no. 9, pp. 3734-3739, Sept. 2019, doi: 10.1109/TED.2019.2925915.

[138] M. W. Hussain, H. Elahipanah, J. E. Zumbro, S. Schröder, S. Rodriguez, B. G. Malm, H. A. Mantooth, and A. Rusu, "A 500°C Active Down-Conversion Mixer in Silicon Carbide Bipolar Technology," in *IEEE Electron Device Letters*, vol. 39, no. 6, pp. 855-858, June 2018, doi: 10.1109/LED.2018.2829628.

[139] J. A. Valle-Mayorga, A. Rahman and H. A. Mantooth, "A SiC NMOS Linear Voltage Regulator for High-Temperature Applications," in *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2321-2328, May 2014, doi: 10.1109/TPEL.2013.2279251.

[140] N. Ericson, S. Frank, C. Britton, L. Marlino, S. Ryu, D. Grider, A. Mantooth, M. Francis, R. Lamichhane, M. Mudholkar, P. Sheperd, M. Glover, J. Valle-Mayorga, T. McNutt, A. Barkley, B. Whitaker, Z. Cole, B. Passmore, and A. Lostetter, "A 4H Silicon Carbide Gate Buffer for Integrated Power Systems," in *IEEE Transactions on Power Electronics*, vol. 29, no. 2, pp. 539-542, Feb. 2014, doi: 10.1109/TPEL.2013.2271906.

[141] M. N. Ericson, S. S. Frank, C. L. Britton, L. D. Marlino, D. D. Janke, D. B. Ezell, S.-H. Ryu, R. Lamichhane, A. M. Francis, P. D. Shepherd, M. D. Glover, H. A. Mantooth, B. Whitaker, Z. Cole, B. Passmore, and T. McNutt, "An integrated gate driver in 4H-SiC for power converter applications," 2014 IEEE Workshop on Wide Bandgap Power Devices and Applications, Knoxville, TN, USA, 2014, pp. 66-69, doi: 10.1109/WiPDA.2014.6964626.

[142] P. Shepherd, D. Kaiser, M. Glover, S. Perez, A. M. Francis, H. A. Mantooth, "Integrated Protection Circuits for an NMOS Silicon Carbide Gate Driver Integrated Circuit," *International Conference on High Temperature Electronics (HiTEC)*, Albuquerque, NM, USA, May 2014, doi: <https://doi.org/10.4071/HITEC-WP14>.

[143] R. R. Lamichhane, N. Ericsson, S. Frank, C. Britton, L. Marlino, A. Mantooth, M. Francis, P. Shepherd, M. Glover, S. Perez, T. McNutt, B. Whitaker, and Z. Cole, "A wide bandgap silicon carbide (SiC) gate driver for high-temperature and high-voltage applications," 2014 IEEE 26th International Symposium on Power Semiconductor Devices & IC's (ISPSD), Waikoloa, HI, USA, 2014, pp. 414-417, doi: 10.1109/ISPSD.2014.6856064.

[144] J. Romijn, L. M. Middelburg, S. Vollebregt, B. El Mansouri, H. W. van Zeijl, A. May, T. Erlbacher, G. Q. Zhang and P. M. Sarro, "Resistive and CTAT Temperature Sensors in a Silicon Carbide CMOS Technology," 2021 IEEE Sensors, Sydney, Australia, 2021, pp. 1-4, doi: 10.1109/SENSORS47087.2021.9639845.

[145] J. Romijn, S. Vollebregt, L.M. Middelburg, B. El Mansouri, H.W. van Zeijl, A. May, T. Erlbacher, J. Leijtens, G.Q. Zhang, P.M. Sarro, "Integrated 64 pixel UV image sensor and readout in a silicon carbide CMOS technology," in *Microsystems & Nanoengineering*, vol. 8, no. 1, pp. 114, 2022, doi: <https://doi.org/10.1038/s41378-022-00446-3>.

[146] J. Romijn, S. Vollebregt, A. May, T. Erlbacher, H.W. van Zeijl, J. Leijtens, G.Q. Zhang, P.M. Sarro, "Visible Blind Quadrant Sun Position Sensor in a Silicon Carbide Technology," 2022 IEEE 35th International Conference on Micro Electro Mechanical Systems Conference (MEMS), Tokyo, Japan, 2022, pp. 535-538, doi: 10.1109/MEMS51670.2022.9699533.

[147] A. Rahman, P. D. Shepherd, S. A. Bhuyan, S. Ahmed, S. K. Akula, L. Caley, H. A. Mantooth, J. Di, A. M. Francis, and J. A. Holme, "A family of CMOS analog and mixed signal circuits in SiC for high temperature electronics," 2015 IEEE Aerospace Conference, Big Sky, MT, USA, 2015, pp. 1-10, doi: 10.1109/AERO.2015.7119302.

[148] P. Shepherd, A. Rahman, S. Ahmed, A. M. Francis, J. Holmes, and H. A. Mantooth, "500 kHz-5 MHz phase-locked loops in high-temperature silicon carbide CMOS," in *Proc. Int. Conf. High Temperature Electron.*, Jan. 2014, vol. 2014, pp. 76-83, doi: <https://doi.org/10.4071/HITEC-TP15>.

[149] A. Rahman, K. Addington, M. Barlow, S. Ahmed, H. A. Mantooth and A. M. Francis, "A high temperature comparator in CMOS SiC," 2015 IEEE 3rd Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Blacksburg, VA, USA, 2015, pp. 236-240, doi: 10.1109/WiPDA.2015.7369323.

[150] L. Caley, "Delay-insensitive asynchronous silicon carbide integrated circuit design for high-temperature applications," in *Proc. Government Microcircuit Appl. Critical Technol. Conf.*, Charleston, SC, USA, Mar. 2014, pp. 1-4.

[151] S. Roy et al., "Implementation of a digitally controlled SiC CMOS PWM generator using a tunable current-starved delay generator for high-temperature switched-mode regulators," 2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Fayetteville, AR, USA, 2016, pp. 210-214, doi: 10.1109/WiPDA.2016.7799939.

[152] N. Kuhns, L. Caley, A. Rahman, S. Ahmed, J. Di, H. A. Mantooth, A. M. Francis, and J. Holmes, "High temperature testing results of synchronous and asynchronous digital silicon carbide integrated circuits," in *Proc. Government Microcircuit Appl. Critical Technol. Conf.*, St. Louis, MO, USA, Apr. 2015, pp. 1-4.

[153] M. Barlow, A. M. Francis, N. Chiolino, J. Holmes, A. Abbasi, and H. A. Mantooth, "SiC-CMOS digital circuits for high temperature power conversion," *2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, Fayetteville, AR, USA, 2016, pp. 223-227, doi: 10.1109/WiPDA.2016.7799942.

[154] A.M. Francis, T. Moudy, J.A. Holmes, A. Rahman, M. Barlow, S. Ahmed, and H. A. Mantooth, "Towards standard component parts in silicon carbide CMOS," *2015 IEEE Aerospace Conference*, Big Sky, MT, USA, 2015, pp. 1-9, doi: 10.1109/AERO.2015.7119291.

[155] T. Funaki, J. C. Balda, J. Junghans, A. S. Kashyap, H. A. Mantooth, F. Barlow, T. Kimoto, and T. Hikihara, "Power Conversion With SiC Devices at Extremely High Ambient Temperatures," in *IEEE Transactions on Power Electronics*, vol. 22, no. 4, pp. 1321-1329, July 2007, doi: 10.1109/TPEL.2007.900561.

[156] M. D. Glover, P. Shepherd, A. M. Francis, M. Mudholkar, H. A. Mantooth, M. N. Ericson, S. S. Frank, C. L. Britton, L. D. Marlino, T. R. McNutt, A. Barkley, B. Whitaker, and A. B. Lostetter, "A UVLO Circuit in SiC Compatible With Power MOSFET Integration," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 2, no. 3, pp. 425-433, Sept. 2014, doi: 10.1109/JESTPE.2014.2313119.

[157] J. -Y. Jiang, J. -C. Hung, K. -M. Lo, C. -F. Huang, K. -Y. Lee and B. -Y. Tsui, "Demonstration of CMOS Integration With High-Voltage Double-Implanted MOS in 4H-SiC," in *IEEE Electron Device Letters*, vol. 42, no. 1, pp. 78-81, Jan. 2021, doi: 10.1109/LED.2020.3038179.

[158] B. Tsui, C. Hung, T. Tsai, Y. Tsui, T. Wang, Y. Wen, C. Shih, J. Wang, L. Lin, C. Wang, K. Chu, P. Chen, "First Integration of 10-V CMOS Logic Circuit, 20-V Gate Driver, and 600-V VDMOSFET on a 4H-SiC Single Chip," *2022 IEEE 34th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, Vancouver, BC, Canada, 2022, pp. 321-324, doi: 10.1109/ISPSD49238.2022.9813677.

[159] B. -Y. Tsui, T. -K. Tsai, C. -L. Hung and Y. -X. Wen, "Design and Characterization of the Junction Isolation Structure for Monolithic Integration of Planar CMOS and Vertical Power MOSFET on 4H-SiC up to 300 °C," *2022 International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2022, pp. 9.3.1-9.3.4, doi: 10.1109/IEDM45625.2022.10019434.

[160] A. Hochreiter, F. Groß, M. N. Möller, M. Krieger, and H. B. Weber, "Electrochemical Etching Strategy for shaping monolithic 3D structures from 4H-sic wafers," *arXiv preprint arXiv:2306.12311* (2023), doi: <https://doi.org/10.48550/arXiv.2306.12311>.

[161] K. Nojiri, *Dry Etching Technology for Semiconductors*, Springer International Publishing, New York, 2015.

[162] L.E. Luna, M.J. Tadjer, E.A. Imhoff, T.J. Anderson, K.D. Hobart, F.J. Kub, "Dry Etching of High Aspect Ratio 4HSiC Microstructures," *ECS Journal of Solid-State Science and Technology*, vol 6, pp. 207-210, 2017, doi: <https://doi.org/10.1149/2.0031705jss>.

[163] H. Ekinici, V. V. Kuryatkov, D. L. Mauch, J. C. Dickens, and S. A. Nikishin, "Effect of BCl₃ in chlorine-based plasma on etching 4H-SiC for photoconductive semiconductor switch applications," *J. Vac. Sci. Technol. B*, vol. 32, no. 5, p. 051205, 2014, doi: <https://doi.org/10.1116/1.4892172>.

[164] B. Kim, B. Lee, "Etching of 4H-SiC using a NF₃ inductively coupled plasma," *Journal of Electronic Materials*, vol. 33, no. 11, 2004, pp. 1308-1312, doi: <https://doi.org/10.1007/s11664-004-0158-y>.

[165] H. Mikami, T. Hatayama, H. Yano, Y. Uraoka, T. Fuyuki, "Role of Hydrogen in Dry Etching of Silicon Carbide Using Inductively and Capacitively Coupled Plasma," *Jpn. J. Appl. Phys.* 44 (2005) 3817-3821, doi: <https://doi.org/10.1143/JJAP.44.3817>.