

# Experimental Demonstration of Field-Free STT-Assisted SOT-MRAM (SAS-MRAM) with Four Bits per SOT Programming Line

William Hwang, Fen Xue, Ming-Yuan Song, Chen-Feng Hsu, T. C. Chen,  
Wilman Tsai, Xinyu Bao, and Shan X. Wang, *Fellow, IEEE*

**Abstract**— SAS-MRAM has been proposed as a potential last-level cache SRAM replacement owing to its high speed ( $\sim 1$  ns), high cell density, and high endurance characteristics. Here, we report a first-of-its-kind experimental demonstration of simultaneous switching of 4 magnetic tunnel junctions (MTJs) with different polarity on the same spin-orbit torque (SOT) write line. We experimentally verify the novel SAS-MRAM writing scheme which overcomes the unique disturb modes found in the shared SOT line structure and enables simultaneous, field-free switching of multiple MTJs. The non-volatility of SAS-MRAM promises advantages in energy efficient computing applications such as edge AI over SRAM.

**Index Terms**—Magnetoresistive random access memory, MRAM, spin-transfer torque, STT, spin-orbit torque, SOT, STT-assisted SOT, SAS, SAS-MRAM, field-free switching.

## I. INTRODUCTION

THE ever-growing demands of today's data-intensive computing ecosystem have necessitated radical innovations in memory system design. Spin-Orbit Torque Magnetoresistive Random Access Memory (SOT-MRAM) has emerged as one such nonvolatile memory technology which

Manuscript received 10 May 2024; revised 9 July 2024; accepted Z July 2024. Date of publication A July 2024; date of current version B August 2024. This research was supported in part by TSMC, Precourt Institute for Energy and the SystemX Alliance at Stanford, NSF grants #2314591 (ACED Fab) and #2328804 (FuSe), and the SRC GRC Program. Part of this work was performed at SNF and SNSF, supported by NSF award #ECCS-2026822. The review of this letter was arranged by Editor G. Hu. (*William Hwang and Fen Xue contributed equally to this work.*) (Corresponding author: Shan X. Wang and Xinyu Bao.)

William Hwang and Fen Xue are with the Department of Electrical Engineering, Stanford University, Stanford, CA 94305 USA.

Wilman Tsai is with the Department of Materials Science and Engineering, Stanford University, Stanford, CA 94305 USA.

Ming-Yuan Song and Chen-Feng Hsu are with Corporate Research, Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu 30075, Taiwan.

T. C. Chen and Xinyu Bao are with Corporate Research, Taiwan Semiconductor Manufacturing Company Ltd., San Jose, CA 95134 USA (e-mail: [xbao@tsmc.com](mailto:xbao@tsmc.com)).

Shan X. Wang is with the Department of Electrical Engineering and the Department of Materials Science and Engineering, Stanford University, Stanford, CA 94305 USA (e-mail: sxwang@stanford.edu).

Color versions of one or more figures in this letter are available at <https://doi.org/>.

Digital Object Identifier




Fig. 1. Circuit schematic illustrating **(a)** writing and **(b)** reading in an  $n$ -bit SAS-MRAM device. **(c)** Conceptual sketch of z-type SAS-MRAM with SOT on top depicting 8 MTJs sharing the same SOT line and ultra-dense layout. SAS-MRAM can be constructed with both x- or z-type MTJs, where the MTJ access transistors can be as small as  $6F^2$ .

promises sub-ns switching speeds that could enable its use in SRAM-replacement applications (e.g., last layer cache and buffer memories), although several key challenges remain. The areal-density of conventional SOT-MRAM is constrained by its 2T1R bitcell design and the area footprint of the write transistor due to the switching current requirements resulting from the limited charge-to-spin conversion efficiency of today's SOT materials. Adding to that, an external magnetic field is often required to enable deterministic switching in certain favorable device configurations, such as those with in-plane  $x$ -type or perpendicular  $z$ -type magnetic tunnel junctions (MTJs), whereas field-free switching is preferred [1].

We seek to overcome these limitations by sharing the SOT line between multiple MTJs to amortize the area cost of the SOT drive transistor and leverage spin-transfer torque (STT) to enable deterministic, field-free switching. Sharing the SOT line between multiple MTJs has been explored in various contexts, and several techniques have been proposed to select individual MTJs on a shared SOT line, including voltage-based methods such as voltage-controlled magnetic anisotropy [2], [3], [4], [5], [6] or current-based techniques such as STT [7], [8]. Such approaches often require at least two SOT current pulses or other bit-serial writing techniques in order to write arbitrary data patterns to the device. In this work, we experimentally demonstrate a novel data writing scheme as shown in Fig. 1 [9] which enables bit-parallel, *simultaneous* switching of multiple MTJs with *different* polarity sharing the *same* SOT line, a first-of-its-kind experimental demonstration using a 4-MTJ STT-Assisted SOT (SAS) MRAM device as an example.




Fig. 2. Cross-section TEM of a SAS device with 4 MTJs sharing the same SOT line. The inset shows a close-up of a single MTJ.

## II. SAS-MRAM: STT-ASSISTED SOT-MRAM

The interplay between SOT and STT has been leveraged to achieve various design goals ranging from 2-terminal SOT [10] to reduced switching current density in 3-terminal SOT devices [11], [12], [13], [14], [15], [16], [17]. SAS-MRAM (Fig. 1) offers a high-density cell design with  $n$  MTJs and  $(n + 1)$  transistors [9], where each MTJ current can be controlled independently and the SOT current is unidirectional and shared across all MTJs. SAS-MRAM can be routed using  $\sim 3$  metal layers with an average footprint per MTJ as low as  $\sim 6F^2$  per bit for bottom-pinned,  $z$ -type MTJs [18] when  $n$  is large ( $F$  is the minimum half pitch), as shown in Fig. 1(c). SAS-MRAM is also compatible with top-pinned MTJs (Fig. 2).

We introduce a novel, field-free writing technique which simultaneously switches all MTJs sharing the same SOT line and is compatible with both  $z$ -type and  $x$ -type MTJs (Fig. 1(a)) [9]: (a) first, a strong *unidirectional* SOT current is applied through the SOT line to orient each free layer midway between the parallel (P) and antiparallel (AP) states, which effectively neutralizes the anisotropy of all MTJs on the SOT line; (b) next, a small STT current is applied through each MTJ to break the symmetry between the P and AP states; (c) finally, the SOT current is released and each MTJ is allowed to relax to its programmed state. We refer to (a), (b) and (c) as the SOT-only, SOT+STT, and STT-only phases of writing, respectively. An example of this writing process showing  $\leq 2$  ns SAS switching and its associated micromagnetic switching trajectory is shown in Fig. 3(a), which is consistent with experimental demonstrations of ultrafast SOT-driven [13], [19] and STT-driven [20], [21], [22] switching in the ns and sub-ns regime.

This writing technique improves bit programmability and write bandwidth, and also helps overcome the write and read disturb modes found in the shared SOT line structure. More specifically, current that is injected into a MTJ to generate STT during the STT-only phase of writing must also flow through the SOT line due to Kirchhoff's current law (KCL), which inadvertently generates a small SOT which could potentially disturb neighboring MTJs. In the limiting case, we must ensure that the sum of all currents injected into the MTJs is less than the SOT critical switching current ( $I_{c,SOT}$ ) to avoid data corruption. We perform micromagnetic simulation with MuMax3 [23] to identify  $I_{c,SOT}$  for device geometries similar to our fabricated devices (Fig. 3(b)). We show that the  $I_{c,SOT}/I_{STT}$  ratio exceeds  $\sim 10$  at technologically relevant MTJ widths, indicating robustness against this write disturb mode for  $n \approx 4$  consistent with [24], which naturally increases with device scaling. At deeply scaled MTJ widths,  $n \geq \sim 8$  may be possible.




Fig. 3. (a) Average micromagnetic switching trajectory of a  $150 \times 50$  nm<sup>2</sup> MTJ showing high speed ( $\leq 2$  ns) SAS switching.  $J_{SOT}$  and  $J_{STT}$  are 184 and 2 MA/cm<sup>2</sup>;  $\theta_{SHA}$  is 0.6, which corresponds to that of doped-W. (b) Micromagnetic simulations of  $I_{c,SOT}/I_{STT}$  at various MTJ critical dimensions. Device scaling naturally improves bit programmability.




Fig. 4. (a) Schematic representation of the self-aligned fabrication process [26] used to fabricate SAS-MRAM devices. (b, c, d, e) SEM micrographs of SAS devices at various stages of fabrication, showing the SOT/MTJ patterning process in (b) and (c), and the top electrode patterning/deposition process in (d) and (e).

In addition, the  $I_{c,SOT}/I_{STT}$  ratio can be further improved by adopting a  $z$ -type MTJ configuration which offers a smaller MTJ cross-sectional area (Fig. 1(c)). The  $I_{c,SOT}/I_{STT}$  ratio may be used when evaluating write disturbance in the context of the SOT+STT phase of switching as well. Due to KCL, the current in the SOT line will deviate from its nominal value when STT current is injected into the device, where the relative deviation with respect to the SOT current may be expressed as  $[n / (I_{c,SOT}/I_{STT})]$  in the worst case. At technologically relevant MTJ widths close to  $\sim 20$  nm where the  $I_{c,SOT}/I_{STT}$  ratio exceeds 40 (Fig. 3(b)), the deviation is less than 10% in a SAS-MRAM device with 4 MTJs; in other words, the SOT current may be driven 10% above  $I_{c,SOT}$  to ensure that  $I_{SOT}$  exceeds  $I_{c,SOT}$  for all MTJs. Incidentally, the read disturb figure-of-merit follows a similar formulation, where a higher  $I_{c,SOT}/I_{Read}$  ratio is preferred. As  $I_{Read} < I_{STT}$ , the read disturb condition is naturally satisfied when the write disturb condition is satisfied.

## III. DEVICE FABRICATION AND CHARACTERIZATION

We begin fabrication with doped-W [19], [25] SOT-MTJ blanket films comprising of doped-W (7.2) / CoFeB (1.1 or 1.6) / MgO (1) / CoFeB (3.3) / Ru (1) / CoFeB (2.9) / PtMn (20) / Ta (4) / Ru (2) sputtered on a thermally oxidized Si substrate (thickness in nm), which is post-annealed under vacuum in a 1 T in-plane magnetic field at 360 °C for 20 minutes to pin the reference layer. Doped-W has been shown in the literature to achieve a high spin Hall angle of  $\sim 0.6$ , resistivity of  $\sim 160$   $\mu\Omega$ -cm, and CMOS back end of line compatibility [19], [25]. We obtain a tunnel magnetoresistance ratio (TMR) of 140% and resistance area product of 12  $\Omega$ - $\mu$ m<sup>2</sup> with the current in-plane tunneling test on MTJ blanket films.

We fabricate  $x$ -type SAS-MRAM using the self-aligned process [26] (Fig. 4(a)), targeting MTJ and SOT line widths of 30–60 nm, and SOT line lengths of 170–1100 nm depending on




Fig. 5. (a) Field-free, current-induced SAS *simultaneous* switching of 4 MTJs on the *same* SOT line. The SOT current is *unidirectional*, which indicates that the polarity of the STT-assist current is breaking the symmetry between the P and AP states.  $I_{SOT}$  and  $I_{STT}$  are 0.74 and  $\pm 0.27/\mp 0.27$  mA with a total pulse width of 4.2  $\mu$ s (the fastest available in our measurement setup). Our micromagnetic simulations show that SAS switching can be  $\leq 2$  ns (Figs. 3(a,b)), consistent with sub-ns experimental demonstrations of both SOT-driven [13], [19] and STT-driven [20], [21] switching in the literature. (b) Corresponding field sweep loops showing excellent TMR. (c) Schematic representation of our measurement setup with the positive current direction indicated.

the number of MTJs. The self-aligned process improves device yields by relaxing the alignment tolerances in the vertical direction during fabrication. We first pattern and etch the SOT line geometry via e-beam lithography (EBL) and a two-step ion beam etching (IBE) process [27] immediately followed by passivation to protect the MTJ sidewall (Fig. 4(b)). Next, the MTJ geometry is defined using EBL and two-step IBE as before (Fig. 4(c)), where etch time control is used to terminate etching at the surface of the SOT line. Finally, the top electrode is patterned via lift-off (Fig. 4(d,e)). Fig. 2 shows a cross-section TEM view of a 4-MTJ SAS-MRAM device.

#### IV. RESULTS AND DISCUSSION

Fig. 5(a) shows field-free *simultaneous* switching of 4 MTJs with *different* polarity sharing the *same* SOT line using our novel write method, a *first-of-its-kind* experimental demonstration. Importantly, the SOT current direction is the same for all write pulses, indicating that the STT-assist current is breaking the symmetry between the P and AP states. In addition, all 4 MTJs are switched in the same write operation with a single SOT current pulse as shown in Fig. 5(a), where an alternating binary data pattern of 4'b0110 and 4'b1001 is written into the device. The device does not switch when the SOT current is reduced, which shows that the switching is not driven by STT alone. The corresponding field sweep loops in Fig. 5(b) show excellent TMR exceeding 100% for all MTJs. The differences in TMR and coercivity may be attributed to geometric variations induced by the EBL exposure process.

We switch neighboring MTJs in opposite directions to show that adjacent free layers are not magnetically coupled to one another. To confirm that the stray field from neighboring MTJs does not play a role in multi-MTJ SAS switching, we perform SAS switching on a single-MTJ SAS device in Fig. 6 to exclude this possibility. Fig. 6 shows that excellent switching performance is maintained even in the case of a single-MTJ SAS device. While our experimental work focuses on x-type




Fig. 6. Field-free, current-induced SAS switching was observed in an x-type, single-MTJ SAS device with dimensions of  $102 \times 57$  nm<sup>2</sup>.  $I_{SOT}$  and  $I_{STT}$  are 0.83 and  $\pm 0.22$  mA, respectively, with a total pulse width of 4.2  $\mu$ s (the fastest available in our measurement setup). The read current  $I_{read}$  is 15  $\mu$ A, and the device has an excellent TMR of 141%.

MTJs, our SAS writing scheme is compatible with z-type MTJs as well, with both configurations offering various benefits. In particular, z-type MTJs enable higher  $I_{c,SOT}/I_{STT}$  ratios and smaller MTJ access transistors, whereas x-type MTJs offer more flexibility in adjusting the free layer volume and the ability to leverage in-plane magneto-crystalline anisotropy [28] to enhance thermal stability. A more detailed treatment of the merits of x- and z- type SAS-MRAM may be found in [9, 29].

We note that the  $I_{c,SOT}/I_{STT}$  ratio in our experimental demonstration ( $\sim 3$ ) is lower than expected ( $>10$ ), owing to feature size enlargement of  $\sim 15$  nm on each edge of the MTJ over the course of fabrication, resulting in a measured electrical area of  $\sim 60 \times 110$  nm<sup>2</sup>, and limited STT efficiency in our MTJ stack. For this reason, we focus our current-induced switching experiments on the alternating data pattern shown in Fig. 5(a) to limit the current variation in the SOT line during switching. We expect to achieve better correlation between the designed and fabricated dimensions, and thus higher  $I_{c,SOT}/I_{STT}$  ratios, by fine-tuning the etch process (e.g., etch angle optimization, etc.). Fig. 3(b) shows that the  $I_{c,SOT}/I_{STT}$  ratio naturally improves with device scaling at MTJ critical dimensions well within the capabilities of MTJ manufacturing processes in industry. Our future work includes write error rate assessments and ultrafast switching measurements in the nanosecond regime on devices with optimized critical dimension and STT efficiency.

#### V. CONCLUSION

This paper demonstrates the feasibility of SAS-MRAM and verifies our novel writing method that enables simultaneous switching of multiple MTJs by overcoming the write and read disturb modes found in shared SOT line devices. We experimentally demonstrate *simultaneous* switching of 4 MTJs sharing the *same* SOT line. We believe that SAS-MRAM will pave a path towards a new class of high-density and high-speed on-chip nonvolatile memories, promising SRAM-like performance in last layer cache applications and more broadly in edge AI and energy-efficient computing.

#### REFERENCES

- [1] L. You, O. Lee, D. Bhowmik, D. Labanowski, J. Hong, J. Bokor, and S. Salahuddin, "Switching of perpendicularly polarized nanomagnets with spin orbit torque without an external magnetic field by engineering a tilted anisotropy," in *Proceedings of the National Academy of Sciences*, vol. 112, no. 33, pp. 10310, Aug. 2015, doi: 10.1073/pnas.1507474112.



- [2] H. Yoda, N. Shimomura, Y. Ohsawa, S. Shirotori, Y. Kato, T. Inokuchi, Y. Kamiguchi, B. Altansargai, Y. Saito, K. Koi, H. Sugiyama, S. Oikawa, M. Shimizu, M. Ishikawa, K. Ikegami, and A. Kurobe, "Voltage-control spintronics memory (VoCSM) having potentials of ultra-low energy-consumption and high-density," in *IEDM Tech. Dig.*, Dec. 2016, pp. 27, doi: 10.1109/IEDM.2016.7838495.
- [3] K. Cai, S. Van Beek, S. Rao, K. Fan, M. Gupta, V.D. Nguyen, G. Jayakumar, G. Talmelli, S. Couet, and G.S. Kar, "Selective operations of multi-pillar SOT-MRAM for high density and low power embedded memories," in *Proc. IEEE Symp. VLSI Technol. Circuits*, Jun. 2022, pp. 375–376, doi: 10.1109/VLSITechnologyandCir46769.2022.9830307.
- [4] K. Cai, G. Talmelli, K. Fan, S. Van Beek, V. Kateel, M. Gupta, M.G. Monteiro, M. Ben Chroud, G. Jayakumar, A. Trovato, S. Rao, G. S. Kar, and S. Couet, "First demonstration of field-free perpendicular SOT-MRAM for ultrafast and high-density embedded memories," 2022 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2022, pp. 36.2.1-36.2.4, doi: 10.1109/IEDM45625.2022.10019360.
- [5] A. Lee, I. Alam, J. Yang, D. Wu, S. Pamarti, P. Gupta, and K. L. Wang, "Low-Energy Shared-Current Write Schemes for Voltage-Controlled Spin-Orbit-Torque Memory," in *IEEE Transactions on Electron Devices*, vol. 70, no. 2, pp. 478–484, Feb. 2023, doi: 10.1109/TED.2022.3228831.
- [6] W. Li, Z. Liu, S. Peng, J. Lu, J. Liu, X. Li, S. Lu, Y. Otani, and W. Zhao, "Selective Data Writing in IrMn-Based Perpendicular Magnetic Tunnel Junction Array Through Voltage-Gated Spin-Orbit Torque," in *IEEE Electron Device Letters*, vol. 45, no. 5, pp. 921–924, May 2024, doi: 10.1109/LED.2024.3369616.
- [7] Z. Wang, L. Zhang, M. Wang, Z. Wang, D. Zhu, Y. Zhang, and W. Zhao, "High-density NAND-like spin transfer torque memory with spin orbit torque erase operation," *IEEE Electron Device Lett.*, vol. 39, no. 3, pp. 343–346, Mar. 2018, doi: 10.1109/LED.2018.2795039.
- [8] K. Shi, W. Cai, Y. Zhuo, D. Zhu, Y. Huang, J. Yin, K. Cao, Z. Wang, Z. Guo, Z. Wang, G. Wang, and W. Zhao, "Experimental demonstration of NAND-like spin-torque memory unit," *IEEE Electron Device Lett.*, vol. 42, no. 4, pp. 513–516, Apr. 2021, doi: 10.1109/LED.2021.3058697.
- [9] W. Hwang, F. Xue, F. Zhang, M.-Y. Song, C.-M. Lee, E. Turgut, T. C. Chen, X. Bao, W. Tsai, D. Fan, and S. X. Wang, "Energy Efficient Computing With High-Density, Field-Free STT-Assisted SOT-MRAM (SAS-MRAM)," in *IEEE Transactions on Magnetics*, vol. 59, no. 3, pp. 1–6, March 2023, doi: 10.1109/TMAG.2022.3224729.
- [10] N. Sato, F. Xue, R. M. White, C. Bi, and S. X. Wang, "Two-terminal spin-orbit torque magnetoresistive random access memory," *Nature Electron.*, vol. 1, no. 9, pp. 508–511, Sep. 2018, doi: 10.1038/s41928-018-0131-z.
- [11] M. Wang, W. Cai, D. Zhu, Z. Wang, J. Kan, Z. Zhao, K. Cao, Z. Wang, Y. Zhang, T. Zhang, C. Park, J.-P. Wang, A. Fert, and W. Zhao, "Field-free switching of a perpendicular magnetic tunnel junction through the interplay of spin-orbit and spin-transfer torques," *Nature Electron.*, vol. 1, no. 11, pp. 582–588, 2018, doi: 10.1038/s41928-018-0160-7.
- [12] C. Zhang, Y. Takeuchi, S. Fukami, and H. Ohno, "Field-free and sub-ns magnetization switching of magnetic tunnel junctions by combining spin-transfer torque and spin-orbit torque," *Appl. Phys. Lett.*, vol. 118, no. 9, pp. 092406, 2021, doi: 10.1063/5.0039061.
- [13] K. Garelo, F. Yasin, S. Couet, L. Souriau, J. Swerts, S. Rao, S. Van Beek, W. Kim, E. Liu, S. Kundu, D. Tsvetanova, N. Jossart, K. Croes, E. Grimaldi, M. Baumgartner, D. Crotti, A. Furnemont, P. Gambardella, and G. S. Kar, "SOT-MRAM 300 nm integration for low power and ultrafast embedded memories," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2018, pp. 81–82, doi: 10.1109/VLSIC.2018.8502269.
- [14] W. Cai, K. Shi, Y. Zhuo, D. Zhu, Y. Huang, J. Yin, K. Cao, Z. Wang, Z. Guo, Z. Wang, G. Wang, and W. Zhao, "Sub-ns field-free switching in perpendicular magnetic tunnel junctions by the interplay of spin transfer and orbit torques," *IEEE Electron Device Lett.*, vol. 42, no. 5, pp. 704–707, May 2021, doi: 10.1109/LED.2021.3069391.
- [15] Y.-J. Tsou, W.-J. Chen, H.-C. Shih, P.-C. Liu, C. W. Liu, K.-S. Li, J.-M. Shieh, Y.-S. Yen, C.-H. Lai, J.-H. Wei, D. D. Tang, and J. Y.-C. Sun, "Thermally robust perpendicular SOT-MTJ memory cells with STT-assisted field-free switching," *IEEE Trans. Electron Devices*, vol. 68, no. 12, pp. 6623–6628, Dec. 2021, doi: 10.1109/TED.2021.3110833.
- [16] Y.-J. Tsou, K.-S. Li, J.-M. Shieh, W.-J. Chen, H.-C. Chen, Y.-J. Chen, C.-L. Hsu, Y.-M. Huang, F.-K. Hsueh, W.-H. Huang, W.-K. Yeh, H.-C. Shih, P.-C. Liu, C. W. Liu, Y.-S. Yen, C.-H. Lai, J.-H. Wei, D. D. Tang, and J. Y.-C. Sun, "First demonstration of interface-enhanced SAF enabling 400°C-robust 42 nm p-SOT-MTJ cells with STT-assisted field-free switching and composite channels," in *Proc. Symp. VLSI Technol.*, 2021, pp. 1–2.
- [17] N. Sato, G. A. Allen, W. P. Benson, B. Buford, A. Chakraborty, M. Christenson, T. A. Gosavi, P. E. Heil, N. A. Kabir, B. J. Krist, K. P. O'Brien, K. Oguz, R. R. Patil, J. Pellegren, A. K. Smith, E. S. Walker, P. J. Hentges, M. V. Metz, M. Seth, B. Turkot, C. J. Wiegand, H. J. Yoo, and I. A. Young, "CMOS compatible process integration of SOT-MRAM with heavy-metal bi-layer bottom electrode and 10ns field-free SOT switching with STT assist," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2020, pp. 1–2, doi: 10.1109/VLSITechnology18217.2020.9265028.
- [18] K.-S. Li, J.-M. Shieh, Y.-J. Chen, C.-L. Hsu, C.-H. Shen, T.-H. Hou, C.-P. Lin, C.-H. Lai, D. D. Tang, and J. Y.-C. Sun, "First BEOL-compatible, 10 ns-fast, and Durable 55 nm Top-pSOT-MRAM with High TMR (>130%)," 2023 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2023, pp. 1–4, doi: 10.1109/IEDM45741.2023.10413685.
- [19] M. Y. Song, C. M. Lee, S. Y. Yang, G. L. Chen, K. M. Chen, I. J. Wang, Y. C. Hsin, K. T. Chang, C. F. Hsu, S. H. Li, J. H. Wei, T. Y. Lee, M. F. Chang, X. Y. Bao, C. H. Diaz, and S. J. Lin, "High speed (1ns) and low voltage (1.5V) demonstration of 8Kb SOT-MRAM array," in *Proc. IEEE Symp. VLSI Technol. Circuits*, Jun. 2022, pp. 377–378, doi: 10.1109/VLSITechnologyandCir46769.2022.9830149.
- [20] G. Hu, C. Safranski, J. Z. Sun, P. Hashemi, S. L. Brown, J. Bruley, L. Buzi, C. P. D'Emic, E. Galligan, M. G. Gottwald, O. Gunawan, J. Lee, S. Karimeddin, P. L. Trouilloud, and D. C. Worledge, "Double spin-torque magnetic tunnel junction devices for last-level cache applications," 2022 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2022, pp. 10.2.1-10.2.4, doi: 10.1109/IEDM45625.2022.10019402.
- [21] C. Safranski, G. Hu, J. Z. Sun, P. Hashemi, S. L. Brown, L. Buzi, C. P. D'Emic, E. R. J. Edwards, E. Galligan, M. G. Gottwald, O. Gunawan, S. Karimeddin, H. Jung, J. Kim, K. Latzko, P. L. Trouilloud, and D. C. Worledge, "Reliable Sub-Nanosecond Switching in Magnetic Tunnel Junctions for MRAM Applications," in *IEEE Transactions on Electron Devices*, vol. 69, no. 12, pp. 7180–7183, Dec. 2022, doi: 10.1109/TED.2022.3214168.
- [22] G. Wolf, B. Kardasz, J. Vasquez, T. Boone, D. Bozdog, S. Watts, J. Hernandez, P. Manandhar, Y.-T. Chin, and M. Pinarbasi, "Perpendicular Magnetized Magnetic Random-Access Memory Cells Utilizing the Precessional Spin-Current Structure: Benefits for Modern Memory Applications," in *IEEE Magnetics Letters*, vol. 11, pp. 1–4, 2020, doi: 10.1109/LMAG.2020.3001487.
- [23] A. Vansteenkiste, J. Leliaert, M. Dvornik, M. Helsen, F. Garcia-Sanchez, and B. Van Waeyenberge, "The design and verification of MuMax3," *AIP Adv.*, vol. 4, no. 10, pp. 107133, 2014, doi: 10.1063/1.4899186.
- [24] P. Kumar and A. Naeemi, "High-Density Spin-Orbit Torque Magnetic Random Access Memory With Voltage-Controlled Magnetic Anisotropy/Spin-Transfer Torque Assist," in *IEEE Journal on Exploratory Solid-State Computational Devices and Circuits*, vol. 8, no. 2, pp. 185–193, Dec. 2022, doi: 10.1109/JXCDC.2022.3230925.
- [25] S.-J. Lin, Y.-L. Huang, M.-Y. Song, C.-M. Lee, F. Xue, G.-L. Chen, S.-Y. Yang, Y.-J. Chang, I.-J. Wang, Y.-C. Hsin, Y.-H. Su, J.-H. Wei, C.-F. Pai, S. X. Wang, and C. H. Diaz, "Challenges toward low-power SOT-MRAM," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Mar. 2021, pp. 1–7, doi: 10.1109/IRPS46558.2021.9405127.
- [26] S. Shirotori, H. Yoda, Y. Ohsawa, N. Shimomura, T. Inokuchi, Y. Kato, Y. Kamiguchi, K. Koi, K. Ikegami, H. Sugiyama, M. Shimizu, B. Altansargai, S. Oikawa, M. Ishikawa, A. Tiwari, Y. Saito, and A. Kurobe, "Voltage-control spintronics memory with a self-aligned heavy-metal electrode," *IEEE Trans. Magn.*, vol. 53, no. 11, pp. 1–4, Nov. 2017, doi: 10.1109/TMAG.2017.2691764.
- [27] H. Ren, S.-Y. Wu, J. Z. Sun, and E. E. Fullerton, "Ion beam etching dependence of spin-orbit torque memory devices with switching current densities reduced by Hf interlayers," *APL Mater.*, vol. 9, no. 9, pp. 091101, 2021, doi: 10.1063/5.0060461.
- [28] Y.-T. Liu, T.-Y. Chen, T.-H. Lo, T.-Y. Tsai, S.-Y. Yang, Y.-J. Chang, J.-H. Wei, and C.-F. Pai, "Determination of Spin-Orbit-Torque Efficiencies in Heterostructures with In-Plane Magnetic Anisotropy," *Phys. Rev. Appl.*, vol. 13, no. 4, pp. 044032, 2020, doi: 10.1103/PhysRevApplied.13.044032.
- [29] T.-C. Chen, M.-Y. Song, W.S.H. Hwang, and S.X. Wang, "Memory Arrays, Methods of Forming the Same, and Methods of Operating the Same," U.S. Patent Application 18/154,244, Jan. 13, 2023.