



Sparse MTTKRP Acceleration for Tensor Decomposition on GPU

Sasindu Wijeratne
University of Southern California
Los Angeles, California, USA
kangaram@usc.edu

Rajgopal Kannan
DEVCOM Army Research Lab
Los Angeles, California, USA
rajgopal.kannan.civ@army.mil

Viktor Prasanna
University of Southern California
Los Angeles, California, USA
prasanna@usc.edu

ABSTRACT

Sparse Matricized Tensor Times Khatri-Rao Product (spMTTKRP) is the bottleneck kernel of sparse tensor decomposition. In this work, we propose a GPU-based algorithm design to address the key challenges in accelerating spMTTKRP computation, including (1) eliminating global atomic operations across GPU thread blocks, (2) avoiding the intermediate values being communicated between GPU thread blocks and GPU global memory, and (3) ensuring a balanced distribution of workloads across GPU thread blocks. Our approach also supports dynamic tensor remapping, enabling the above optimizations in all the modes of the input tensor. Our approach achieves a geometric mean speedup of $1.5\times$, $2.0\times$, and $21.7\times$ in total execution time across widely used datasets compared with the state-of-the-art GPU implementations. Our work is the only GPU implementation that can support tensors with modes greater than 4 since the state-of-the-art works have implementation constraints for tensors with a large number of modes.

CCS CONCEPTS

• **Computing methodologies** → **Massively parallel algorithms**; **Shared memory algorithms**; *Concurrent algorithms*.

KEYWORDS

Tensor Decomposition, spMTTKRP, GPU

ACM Reference Format:

Sasindu Wijeratne, Rajgopal Kannan, and Viktor Prasanna. 2024. Sparse MTTKRP Acceleration for Tensor Decomposition on GPU. In *21st ACM International Conference on Computing Frontiers (CF '24)*, May 7–9, 2024, Ischia, Italy. ACM, New York, NY, USA, 9 pages. <https://doi.org/10.1145/3649153.3649187>

1 INTRODUCTION

Tensor Decomposition (TD) provides an intuitive method for representing multidimensional data by effectively encapsulating lower-dimensional multi-aspect structures. TD is used in various domains, including network analysis [8], machine learning [4, 18, 29], and signal processing [31]. Within the domain of TD, Canonical Polyadic Decomposition (CPD) has emerged as a widely used approach, with the computationally intensive Matricized Tensor Times Khatri-Rao Product (MTTKRP) being the most time-consuming kernel.

Real-world tensors often exhibit irregular shapes and nonzero value distributions, which pose significant challenges when performing spMTTKRP computations on GPU. These challenges arise from irregular memory access patterns, load imbalances among a large number of GPU threads, and the synchronization overhead associated with performing atomic operations.

Recent efforts have proposed mode-agnostic tensor optimizations to address these issues by maintaining a single tensor copy, distributing spMTTKRP computations across GPU threads, and optimizing load balancing for the overall computation [13]. However, these implementations use global atomic operations, which introduce a considerable synchronization latency between streaming multiprocessors. Additionally, these approaches increase the demands on external memory since they store the intermediate computation results in GPU global memory for future use. It introduces challenges in scalability, limiting the applicability of these approaches. As the size of the tensor increases, there is a looming risk of memory explosion, further exacerbating the scalability problem. To accommodate the irregular data access patterns inherent in each tensor mode, proposed tensor formats in the literature rely on multiple copies, often called mode-specific tensor formats [16, 21, 23, 26] where mode-specific optimizations are used in each tensor copy. However, replicating the original tensor across different permutations of nonzero tensor elements becomes impractical as the number of modes grows. In this paper, we compare our work against state-of-the-art mode-agnostic and mode-specific implementations as discussed in Section 5.1.4 and Section 5.6.

In our prior work [33], we have introduced FLYCOO, a tensor format tailored to accelerate spMTTKRP on Field Programmable Gate Arrays (FPGAs). FLYCOO optimizes data locality across all tensor modes when accessing the input tensor and factor matrices within the FPGA external memory. Furthermore, [33] proposes a dynamic tensor remapping technique that is performed during execution. This strategic tensor reordering reduces inter-processor dependencies during elementwise computations. Moreover, this approach eliminates the need for multiple tensor copies corresponding to the number of tensor modes and mitigates memory explosion arising from the large number of intermediate values generated during the execution.

In this paper, we adopt and refine the FLYCOO format to create a parallel algorithm tailored for GPUs, effectively obviating the necessity for specialized hardware. We introduce GPU-specific optimizations, facilitating load-balanced computation across GPU Streaming Multiprocessors (SMs) without global atomic operations.

The key contributions of this work are:

- We introduce a novel parallel algorithm to perform spMTTKRP on GPU. Our algorithm eliminates the intermediate value communication across GPU thread blocks. It achieves $2.3\times$



This work is licensed under a Creative Commons Attribution International 4.0 License.

CF '24, May 7–9, 2024, Ischia, Italy

© 2024 Copyright held by the owner/author(s).

ACM ISBN 979-8-4007-0597-7/24/05.

<https://doi.org/10.1145/3649153.3649187>

higher L1-cache throughput during the execution time compared with the state-of-the-art.

- We introduce dynamic tensor remapping on GPU to reorder the tensor during runtime, enabling mode-specific optimizations to the tensor format. These optimizations lead to $1.2\times - 1.9\times$ higher streaming multiprocessor throughput compared with the state-of-the-art.
- We map our proposed parallel algorithm to GPU thread blocks where each thread block can concurrently execute spMTTKRP elementwise computation without global atomic operations and perform dynamic tensor remapping without atomic operations among GPU threads.
- Our approach achieves a geometric mean speedup of $1.5\times$ and $2.0\times$ in total execution time compared with the baselines with mode-specific optimizations. Our work also shows a geometric mean speedup of $21.7\times$ in execution time compared with the state-of-the-art mode-agnostic implementations.

2 BACKGROUND AND RELATED WORK

2.1 Introduction to Tensors

A tensor is a generalization of an array to multiple dimensions. In the simplest high-dimensional case, a tensor is a three-dimensional array, which can be visualized as a data cube. For a thorough review of tensors, refer to [12]. Table 1 summarizes the tensor notations.

2.1.1 Tensor mode.

In Tensor Decomposition, the number of dimensions of an input tensor is commonly called the number of tensor modes. For example, a vec-

Table 1: Notations

Symbol	Details
$\circ$	vector outer product
$\otimes$	Kronecker product
$\odot$	Khatri-Rao product
$\mathbf{A}$	matrix
$\mathbf{a}$	vector
a	scalar
$\mathcal{X}$	sparse tensor
$\mathcal{X}_{(d)}$	mode- d matricization of $\mathcal{X}$

tor can be seen as a mode-1 tensor. A N -mode, real-valued tensor is denoted by $\mathcal{X} \in \mathbb{R}^{I_0 \times \dots \times I_{N-1}}$. This paper focuses on tensors of mode three or higher for tensor decomposition.

2.1.2 Indices of a nonzero tensor element.

For a 3-mode tensor, $\mathcal{X} \in \mathbb{R}^{I_0 \times I_1 \times I_2}$, a nonzero tensor element is indicated as $x = \mathcal{X}(i_0, i_1, i_2)$. Here, i_0, i_1 , and i_2 are the positions or coordinates of x in the tensor $\mathcal{X}$, which are commonly referred to as indices of the tensor element.

2.1.3 Tensor matricization. $\mathcal{X}_{(n)}$ denotes the mode- n matricization or matrix unfolding [7] of $\mathcal{X}$. $\mathcal{X}_{(n)}$ is defined as the matrix $\mathcal{X}_{(n)} \in \mathbb{R}^{I_n \times (I_0 \dots I_{n-1} I_{n+1} \dots I_{N-1})}$ where the parenthetical ordering indicates, the mode- n column vectors are arranged by sweeping all the other mode indices through their ranges.

2.1.4 Canonical Polyadic Tensor Decomposition (CPD). CPD decomposes $\mathcal{X}$ into a sum of single-mode tensors (i.e., arrays), which best approximates $\mathcal{X}$. For example, given a 3-mode tensor $\mathcal{X} \in \mathbb{R}^{I_0 \times I_1 \times I_2}$, our goal is to approximate the original tensor as $\mathcal{X} \approx$

$\sum_{r=0}^{R-1} \mathbf{a}_r \circ \mathbf{b}_r \circ \mathbf{c}_r$, where R is a positive integer and $\mathbf{a}_r \in \mathbb{R}^{I_0}$, $\mathbf{b}_r \in \mathbb{R}^{I_1}$, and $\mathbf{c}_r \in \mathbb{R}^{I_2}$.

For each of the three modes, the spMTTKRP operation can be expressed as

$$\tilde{\mathbf{A}} = \mathcal{X}_{(0)}(\mathbf{B} \odot \mathbf{C}), \tilde{\mathbf{B}} = \mathcal{X}_{(1)}(\mathbf{C} \odot \mathbf{A}), \tilde{\mathbf{C}} = \mathcal{X}_{(2)}(\mathbf{A} \odot \mathbf{B}) \quad (1)$$

The alternating least squares (ALS) method is used to compute CPD. In a 3-mode tensor, CPD sequentially performs the computations in Equation 1, iteratively. This can be generalized to higher mode tensors. Note that the matricization of $\mathcal{X}$ is different for each factor matrix computation. In this paper, performing MTTKRP on all the matricizations of an input tensor is called computing MTTKRP along all the modes. The outputs $\mathbf{A}$, $\mathbf{B}$, and $\mathbf{C}$ are the factor matrices that approximate $\mathcal{X}$. $\mathbf{a}_r$, $\mathbf{b}_r$, and $\mathbf{c}_r$ refers to the r^{th} column of $\mathbf{A}$, $\mathbf{B}$, and $\mathbf{C}$, respectively.

In this paper, we focus on MTTKRP on sparse tensors (spMTTKRP), which means the tensor is sparse. Note however, that the factor matrices are dense.

2.1.5 Elementwise computation. The focus of this paper is to reduce the total execution time of spMTTKRP along all the modes of the tensor. Efficiently performing the elementwise computation is described below.

Figure 1 summarizes the elementwise computation of a nonzero tensor element in mode 2 of a tensor with 3 modes.

In Figure 1, the elementwise computation is carried out on a nonzero tensor element, denoted as $\mathcal{X}_{(2)}(i_0, i_1, i_2)$. In sparse tensors, $\mathcal{X}_{(2)}(i_0, i_1, i_2)$ is typically represented in formats such as COOrdinate (COO). These formats store the indices (i_0, i_1 , and i_2) along with the element value (i.e., $\text{val}(\mathcal{X}_{(2)}(i_0, i_1, i_2))$).

To perform the computation, $\mathcal{X}_{(2)}(i_0, i_1, i_2)$ is first loaded onto the processing units (i.e., streaming multiprocessors for GPU) from the external memory (Step 1). The compute device retrieves the rows $\mathbf{A}(i_0, :)$, $\mathbf{B}(i_1, :)$, and $\mathbf{C}(i_2, :)$ from the factor matrices using the index values extracted from $\mathcal{X}_{(2)}(i_0, i_1, i_2)$ (Step 2, Step 3, and Step 4). Then the compute device performs the following computation:

$$\mathbf{C}(i_2, r) = \mathbf{C}(i_2, r) + \text{val}(\mathcal{X}_{(2)}(i_0, i_1, i_2)) \cdot \mathbf{A}(i_0, r) \circ \mathbf{B}(i_1, r)$$

Here, r refers to the column index of a factor matrix row ($r < R$). The operation involves performing a Hadamard product between row $\mathbf{A}(i_0, :)$ and row $\mathbf{B}(i_1, :)$, and then multiplying each element of the resulting product by $\text{val}(\mathcal{X}_{(2)}(i_0, i_1, i_2))$. Finally, the updated value is stored in the external memory (Step 5).

2.2 Related Work

A. Nguyen et al. [19] propose the Blocked Linearized CoOrdinate (BLCO) format that enables efficient out-of-memory computation of tensor algorithms using a unified implementation that works




Figure 1: Elementwise computation

on a single tensor copy. In contrast to BLCO, we use a dynamic tensor format that can be used to reorder the tensor during runtime. Our work also does not require a conflict resolution algorithm like BLCO that can introduce additional overhead to the overall execution time.

I. Nisa et al. [21, 23] propose a novel tensor format to distribute the workload among GPU threads. This work requires multiple tensor copies to perform spMTTKRP along all the modes of the input tensor. Unlike [21, 23], our work employs a dynamic tensor remapping technique to optimize data locality during elementwise computation and eliminate the global atomic operations.

J. Li et al. [13] introduce a GPU implementation employing HiCOO [14] tensor format to accelerate spMTTKRP. Their approach incorporates a block-based format with compression techniques to handle sparse tensors efficiently. Compared with [13], our work reduces the intermediate value communication to the GPU global memory with a novel tensor format and introduces a novel tensor partitioning scheme to load balance the total computations among GPU SMs.

In our prior work [33], we developed a custom accelerator design targeted for Field Programmable Gate Array (FPGA) to perform spMTTKRP on sparse tensors. We introduce a specialized tensor format called FLYCOO, which supports custom hardware-specific optimizations. We also adopted the FLYCOO tensor format to perform spMTTKRP on multi-core CPU [32]. However, it is important to note that tackling spMTTKRP on a GPU presents a unique set of challenges compared to FPGA and CPU architectures. In this work, we adapt the FLYCOO format and propose GPU-specific optimizations, including ensuring a balanced distribution of workloads across GPU thread blocks, eliminating global atomic operations across GPU thread blocks, and avoiding the intermediate values being communicated across GPU thread blocks.

3 OPTIMIZING TENSOR FORMAT FOR GPU

In this paper, we develop a GPU-specific dynamic tensor remapping based on adapting the mode-agnostic tensor format FLYCOO [33]. In this Section, we first introduce the dynamic tensor remapping used in FLYCOO. After that, we briefly summarize the novelty of our work following the notion of hypergraph representation of a tensor and then use it to describe our dynamic tensor remapping strategy for GPUs.

In the following, When performing spMTTKRP for mode d of a tensor, we denote mode d as the output mode and its corresponding factor matrix as the output factor matrix. The rest of the tensor modes are called input modes, and the corresponding factor matrices are called input factor matrices.

3.1 Dynamic Tensor Remapping

Dynamic tensor remapping involves reordering nonzero tensor elements at runtime based on the next mode in which spMTTKRP is performed.

Initially, the tensor is ordered based on the indices of mode 0. As the spMTTKRP computation proceeds for mode 0, the tensor is dynamically reordered according to the indices of mode 1. Consequently, when the computation for mode 1 begins, the tensor is already ordered according to the indices of mode 1.

3.2 Modified FLYCOO Tensor Format

We refine the tensor element representation by introducing a novel remap ID scheme that can perform dynamic tensor remapping on each nonzero tensor element independently of each other (see Section 3.5). Hence, it avoids atomic operations among GPU threads while performing dynamic tensor remapping (see Observation 1).

We also introduce a SM-based tensor partitioning scheme that load balances the total computations among the GPU SMs (see Section 3.4). It reduces the idle time of SMs, resulting in higher overall GPU compute throughput.

3.3 Hypergraph Representation

For a N mode tensor $\mathcal{X} \in \mathbb{R}^{I_0 \times \dots \times I_{N-1}}$, with $|\mathcal{X}|$ nonzero elements, we consider the hypergraph, $\mathcal{G}(\mathbf{I}, \Upsilon)$ with vertex set $\mathbf{I} = I_0 \cup I_1 \cup \dots \cup I_{N-1}$ and each nonzero tensor element in $\mathcal{X}$ being represented as a hyperedge in Υ . Here, I_d is the set of all the indices in mode d and $|\Upsilon| = |\mathcal{X}|$. Figure 3 shows an example hypergraph representation of a 3-mode tensor.




Figure 3: Example hypergraph of a 3-mode tensor

Observe that (Ref. Section 2.1.5) when computing spMTTKRP for a row in factor matrix of mode d (the output mode), elementwise computations are performed on the nonzero tensor elements with the same mode d index (Ref. Section 2.1.2) as the mode d factor matrix row. In the hypergraph representation, the computation of the output factor matrix of mode d involves performing elementwise operations on all the hyperedges connected to the same vertex in mode d of the tensor. Hence, we propose a partitioning scheme that brings all the hyperedges connected to the same output mode vertex into the same partition. Doing so allows each tensor partition to be executed without dependencies among tensor partitions while updating the output values.

3.4 Tensor Partitioning Scheme

Algorithm 1: Tensor Partitioning Scheme

- 1 Input: Hypergraph $\mathcal{G}(\mathbf{I}, \Upsilon)$ with vertices sorted along a given mode based on the number of hyperedges in Υ incident on each vertex
 - 2 B with $N \times \kappa$ empty tensor blocks
 - 3 Output: B , where each index, $i_{d,j}$ mapped to a block $B_{d,k}$
 - 4 **for** each mode $d = 0, \dots, N - 1$ **do**
 - 5 **for** each vertex $j = 0, \dots, |I_d|$ **do**
 - 6 // identify the least filled block in mode d
 - 7 $\mathbf{b} = \min(|B_{d,w}|); \forall w$
 - 8 $\mathbf{b}.\text{append}(i_{d,j})$
 - 9 **return** B
-

Following the notation introduced in Section 3.3, consider the input tensor $\mathcal{X}$ and its corresponding hypergraph representation $\mathcal{G}$ where $\mathcal{G}$ is partitioned into κ tensor partitions along each mode.




Figure 2: Example hypergraph partitioning

In $\mathcal{G}$, for a given mode d , the vertices in I_d are ordered based on the number of hyperedges in $\mathcal{Y}$ incident on each vertex. Let us denote the ordered vertex set for mode d as I_d -ordered. Subsequently, we iterate through the ordered list, I_d -ordered, vertex by vertex, and assign each vertex to a partition in a cyclic fashion. This step effectively partitions the vertices in mode d among the κ tensor partitions. Next, we collect all the hyperedges incident on each tensor partition. We denote these hyperedges that map to partition j as Partition ID $B_{d,j}$ where $0 \leq j < \kappa$. Once the partitioning is complete, we order the hyperedges based on the partition IDs (i.e., $B_{d,j}$) and assign a *remap id*, b_d to each hyperedge, reflecting its position within the overall tensor. This entire process is repeated for all the modes of the hypergraph. Algorithm 1 summarizes the tensor partitioning scheme.

Figure 2 demonstrates a partitioning scheme for an example hypergraph with 4 hyperedges and 3 vertices along each mode and $\kappa = 2$. In the Figure, different hyperedges are represented by lines with different colors. In mode 0, vertex i_2 is incident to 2 hyperedges, while vertices i_0 and i_1 each have a single hyperedge incident to them. Following the partitioning scheme outlined in Algorithm 1, we assign hyperedges incident to i_2 to partition 0 of mode 0 (i.e., $B_{(0,0)}$) and hyperedges incident to i_0 and i_1 to $B_{(0,1)}$. In this configuration, each partition of mode 0 contains 2 hyperedges. This process is similarly used for the remaining modes, as shown in Figure 2.

3.4.1 Load Balancing. The proposed tensor partitioning scheme ensures a balanced load distribution among the SMs, at most $4/3$ times the optimal partitioning. It also results in the same theoretical tight bound as the theorem in [9, 33].

3.5 Tensor Element Representation

Using the FLYCOO tensor format in [33] and the proposed tensor partitioning scheme in Section 3.4, a tensor $\mathcal{X}$ can be represented as a sequence $x_0, \dots, x_{|\mathcal{X}|-1}$, where each element x_i is a tuple $\langle \alpha_i, \beta_i, val_i \rangle$. Here, $\alpha_i = (b_0, \dots, b_{N-1})$ represents a vector of *remap ids* based on the position of x_i in each output tensor mode and $\beta_i = (c_0, \dots, c_{N-1})$ represents a vector of indices of x_i in each mode (see Section 2.1.2).

3.5.1 Memory Requirements. Following the tensor element representation, a tensor element x_i is a tuple $\langle \alpha_i, \beta_i, val_i \rangle$. A single nonzero element in the FLYCOO format requires $N \times \log_2(|\mathcal{X}|) + \sum_{h=0}^{N-1} \log_2 |I_h| + \delta_{\text{float}}$ bits, where δ_{float} is the number of bits needed to store the floating-point value of the nonzero tensor element. Here, $|\alpha_i| = N \times \log_2(|\mathcal{X}|)$, $|\beta_i| = \sum_{h=0}^{N-1} \log_2 |I_h|$, and $|val_i| = \delta_{\text{float}}$.

4 PARALLEL ALGORITHM

4.1 Elementwise Computation on GPU

Algorithm 2 describes the elementwise computation carried out on each nonzero tensor element. In Algorithm 2, the rows of the input factor matrices are loaded from GPU global memory (Algorithm 2: lines 9-10) depending on the indices of the current tensor element (β_i) that is being executed in the GPU thread. Each GPU thread block locally updates the output factor matrix (Algorithm 2: lines 15) while each thread inside the thread block maintains the coherency to ensure the correctness of the program. The elementwise computation between the tensor element and the rows of the input factor matrices (Algorithm 2, lines 9-15) is the same as in Section 2.1.5.

Algorithm 2: Elementwise Computation for mode d

```

1 EC( $\beta_i$ , value,  $\mathcal{Y}$ ):
2 Input: Mode indices of  $x_i$ ,  $\beta_i = (c_0, \dots, c_{N-1})$ 
3       Value of  $x_i$  value
4       Factor matrices  $\mathcal{Y} = \{Y_0, Y_1, \dots, Y_{N-1}\}$ 
5 Output: Updated  $\mathcal{Y}$ 
6 //  $\ell$  is a vector of size  $R$ 
7 for each rank  $r$  in  $R$  parallel do
8    $\ell(r) \leftarrow \text{value}$ 
9 for input mode  $w \in \{0, \dots, N-1\} \setminus \{d\}$  do
10    $vec \leftarrow \text{Load}(\text{row } c_w \text{ from } w^{\text{th}} \text{ factor matrix})$ 
11   // Row 0 to  $R-1$  of the thread block perform
12     independent computations
13   for each rank  $r$  in  $R$  parallel do
14      $\ell(r) \leftarrow \ell(r) \times vec(r)$ 
15 for each rank  $r$  in  $R$  parallel do
16    $Y_d(c_d, r) \leftarrow \text{Threadblock\_Update}(Y_d(c_d, r) + \ell(r))$ 

```

4.2 Dynamic Tensor Remapping on GPU

Algorithm 3 shows executing dynamic tensor remapping on a nonzero tensor element. As described in Section 3.1, dynamic tensor remapping reorders the tensor during execution time to support the spMTTKRP computation along the subsequent mode. Algorithm 3 shows the dynamic tensor remapping performed during mode d elementwise computation. Hence, Algorithm 3 remap the tensor according to the remap ids of mode $b_{out} = p_{(d+1) \bmod N}$ to support the spMTTKRP computation along the subsequent mode $(d+1) \bmod N$. The reordered nonzero tensor elements are collected in the tensor copy, T_{out} (Algorithm 3: line 6). With the proposed tensor partitioning scheme in Section 3.4, all the threads in a GPU thread block that perform dynamic tensor remapping can independently

operate on nonzero elements, avoiding atomic operations among the GPU threads as demonstrated in Observation 1.

Algorithm 3: Dynamic Tensor Remapping

```

1 DR( $x_i, b_{out}, T_{out}$ ):
2 Input: Tensor element, ( $x_i$ )
3     Next mode position of  $x_i$ ,  $p_{next\ mode}$ 
4     Remapping tensor  $T_{out}$ 
5 Output: Remapped tensor,  $T_{out}$ 
6  $T_{out} \leftarrow x_i \cup T_{out}$  at  $b_{out}$ 
```

4.3 Parallel Algorithm Mapping to GPU Thread Blocks

Algorithm 4: Parallel Algorithm on GPU thread block (for mode d)

```

1 Thread Block( $B_{d,z}, \mathbf{Y}, T_{out}$ ):
2 Input: Input tensor partition,  $B_{d,z}$ 
3     Factor matrices  $\mathbf{Y} = \{Y_0, Y_1, \dots, Y_{N-1}\}$ 
4     Remapping tensor,  $T_{out}$ 
5 Output: Updated factor matrix of mode  $d$ ,  $Y_d$ 
6     Remapped tensor,  $T_{out}$ 
7  $nnz \leftarrow 0$ 
8 for  $nnz < |B_{d,z}|$  parallel do
9     for each column,  $t$  in thread block parallel do
10         if  $nnz + t < |B_{d,z}|$  then
11             Load( $x_i$  at  $(nnz + t)$ )
12              $value \leftarrow val_i$ 
13              $\beta_i = (c_0, \dots, c_{N-1})$ 
14              $\alpha_i = (b_0, \dots, b_{N-1})$ 
15              $b_{out} \leftarrow b_{(d+1) \bmod(N)}$ 
16             // Algorithm 2 & 3 are executed in parallel
17              $Y_d \leftarrow \mathbf{EC}(\beta_i, value, \mathbf{Y})$ 
18             if thread block row =  $R - 1$  then
19                  $T_{out} \leftarrow \mathbf{DR}(x_i, b_{out}, T_{out})$ 
20 //  $P$  is the number of columns in a thread block
21  $nnz \leftarrow nnz + P$ 
```

The basic computing unit of a GPU is a thread. According to the GPU programming model, a multi-threaded program is partitioned into blocks of threads (i.e., thread blocks) that operate independently. Thread blocks are organized into a multi-dimensional grid. For a thorough overview of the GPU programming model, please refer to [1, 34].

We propose a GPU implementation where GPU thread blocks can perform Elementwise Computation (i.e., Algorithm 2) and Dynamic Tensor Remapping (i.e., Algorithm 3). Figure 4 shows a thread block with the dimensions of $R \times P$, where R denotes the rank of the factor matrices and P indicates the number of nonzero tensor elements parallelly loaded to a thread block. In Figure 4, each thread corresponds to a distinct square within the thread block. Each

column of the thread block shares the same nonzero tensor element. In the Figure 4, we indicate the threads that only perform the elementwise computation in blue and the threads that perform elementwise computation with dynamic tensor remapping in green.

Algorithm 4 outlines the computations executed on each GPU thread block. In Algorithm 4, $B_{d,z}$ corresponds to z^{th} tensor partition in mode d (see Section 3.4). When a GPU SM is idle, a thread block and its corresponding tensor partition are assigned to the SM for computation. Once a tensor partition is assigned for computation, the thread block performs elementwise spMTTKRP computation and dynamic tensor remapping on the assigned partition. Each column in the thread block loads a single nonzero tensor element at a time and shares it across the threads in the same column. Each thread column extracts the embedded information from the loaded nonzero tensor element (Algorithm 4: line 12-15). Subsequently, each thread block performs elementwise computation (Algorithm 4: line 17). Only the last row ($R - 1$) of the thread block performs dynamic tensor remapping (Algorithm 4: line 18-19) on each loaded tensor element. To achieve threadwise parallelism in elementwise computation, each thread in a column only executes the computations on its corresponding rank (Algorithm 2: line 12 - 15).

According to Algorithm 4, the dynamic tensor remapping and the elementwise computation update data in the memory during the execution time. Since there are multiple thread blocks operating in parallel, the threads should not cause any race

conditions while updating the data to maintain the correctness of the program. In our work, we avoid race conditions in dynamic tensor remapping and elementwise computation as follows:

- (1) Dynamic tensor remapping: GPU threads in all the thread blocks update different locations of tensor copy T_{out} during the execution time using the unique remap IDs embedded in nonzero tensor elements as discussed in Section 3.4. It leads to avoiding atomic operations in the implementation during dynamic tensor remapping (See Observation 1). Atomic operations are used to prevent race conditions between threads in the same thread block or different thread blocks [5, 24], which leads to synchronization overheads.
- (2) spMTTKRP elementwise computation: During the spMTTKRP elementwise computation, multiple threads can simultaneously update the same row of the output factor matrix. Therefore, we need atomic operations among the threads, ensuring the correctness of spMTTKRP elementwise computation. Since each tensor partition is assigned to a single thread block, the proposed Algorithm 4 eliminates the need for global atomic operations among GPU thread blocks (See Observation 2). Global atomic operations are used to prevent conflicts while updating values between threads in different thread blocks [5, 24]. Global atomic operations lead to significant




Figure 4: Mapping algorithm to thread blocks

synchronization overhead among threads in different GPU thread blocks.

Observation 1. For a N mode input tensor $\mathcal{X}$ in FLYCOO format, the GPU threads can perform dynamic tensor remapping for each mode d ($0 \leq d < N$) without atomic operations among any GPU threads.

Proof: According to the FLYCOO tensor representation discussed in Section 3.5, we define x_i as $\langle \alpha_i, \beta_i, val_i \rangle$, representing a nonzero tensor element, each x_i has a distinct remap id, denoted as b_d , which denotes the location of x_i in T_{out} during the dynamic tensor remapping process. As per the tensor partitioning scheme defined in Section 3.4, it is guaranteed that b_d is a unique remap ID for x_i in mode d . Consequently, the thread responsible for dynamic tensor remapping of x_i can independently perform $x_i \cup T_{out}$ at the location b_d without interference from other GPU threads. Given that this condition holds for all $x_i \in \mathcal{X}$, dynamic tensor remapping for tensor $\mathcal{X}$ can be executed without the need for atomic operations.

Observation 2. Elementwise computations of spMTTKRP can be performed without global atomic operations among GPU thread blocks.

Proof: Consider tensor element $x_i \in B_{d,j}$ where $B_{d,j}$ is a partition of the input tensor $\mathcal{X}$ in mode d . Let the index of x_i in mode d be c_d where x_i update the c_d^{th} row of output factor matrix of mode d during the elementwise computation. Consequently, race conditions for x_i can only occur with threads that execute nonzero tensor elements with index c_d . According to the tensor partitioning scheme described in Section 3.4, all the tensor elements with index c_d are in $B_{d,j}$. Since all the nonzero tensor elements of tensor partition $B_{d,j}$ are executed on a single thread block, race conditions corresponding to row c_d^{th} only occur inside the same thread block. Thus, there is no need for global atomic operations between GPU thread blocks while executing elementwise computation on x_i . Given that this condition holds for all $x_i \in \mathcal{X}$, there is no need for global atomic operations among GPU thread blocks during spMTTKRP elementwise computation.

Algorithm 5: Overall Proposed Algorithm

```

1 Input: Input tensor ordered according to the order of
2   mode 0,  $T_{in}$ 
3   Randomly initialized factor matrices,
4    $\mathbf{Y} = \{Y_0, Y_1, \dots, Y_{N-1}\}$ 
5 Output: Updated factor matrices  $\hat{\mathbf{Y}} = \{\hat{Y}_0, \hat{Y}_1, \dots, \hat{Y}_{N-1}\}$ 
   Init( $T_{out}$ ) //Initialize tensor copy for dynamic remapping
6 for each mode  $d = 0, \dots, N - 1$  do
7   for each partition of mode  $d$ ,  $B_{d,z}$  in  $T_{in}$  parallel do
8      $\{Y_d, T_{out}\} \leftarrow \text{Thread Block}(B_{d,z}, \mathbf{Y}, T_{out})$ 
9   Global Barrier
10  //Prepare tensor copies for the next mode
11   $\{T_{out}, T_{in}\} \leftarrow \text{Swap}(T_{in}, T_{out})$ 

```

4.4 Overall Algorithm

Algorithm 5 shows the overall parallel Algorithm for performing spMTTKRP along all the modes of an input tensor on GPU. Algorithm 5 takes (1) T_{in} which is an input tensor ordered according to b_0 , and (2) factor matrices denoted as $\mathbf{Y} = \{Y_0, Y_1, \dots, Y_{N-1}\}$.

As shown in Algorithm 5, the spMTTKRP is performed mode by mode (Algorithm 5: line 7). Within each mode, each thread block (Algorithm 5: line 9) executes a tensor partition mapped to it. At the end of all the computations of a mode, the GPU is globally synchronized before the next mode's computations to maintain the correctness of the program (Algorithm 5: line 10). Since we perform dynamic tensor remapping, T_{out} holds a tensor copy ordered according to the next mode to be computed at the end of each mode computation. Hence, the memory pointers to each tensor copy are swapped, preparing them for the subsequent mode computation (Algorithm 5: line 12).

5 EXPERIMENTAL RESULTS

5.1 Experimental Setup

5.1.1 Platforms. We conduct experiments on the NVIDIA RTX 3090, featuring the Ampere architecture. The platform has 82 Streaming Multiprocessors (SMs) and 10496 cores running at 1.4 GHz, sharing 24 GB of GDDR6X global memory. Table 2 shows the details of the platform.

We use a 2-socket AMD Ryzen Threadripper 3990X CPU with 32 physical cores (64 threads) running at 2.2 GHz, sharing 256 GB of external CPU memory for preprocessing the input tensors.

Table 2: Platform specifications

Frequency	1695 MHz
Peak Performance	35.6 TFLOPS
On-chip Memory	6 MB L2 Cache
Memory Bandwidth	936.2 GB/s

5.1.2 Implementation. We develop the source code using the CUDA C++ [34] and compile it using CUDA version 11.8 [6].

5.1.3 Datasets. We use tensors from the Formidable Repository of Open Sparse Tensors and Tools (FROSTT) dataset [30] and Recommender Systems and Personalization Datasets [2, 10, 17, 27]. Table 3 summarizes the characteristics of the tensors.

Table 3: Characteristics of the sparse tensors

Tensor Name	Shape	#NNZs
Amazon ratings only (Amazon) [10, 17]	$15.2M \times 43.5M \times 7.8K$	233.1M
Delicious [30]	$532.9K \times 17.3M \times 2.5M \times 1.4K$	140.1M
Freebase Music (Music) [2]	$23.3M \times 23.3M \times 166$	99.5M
Nell1 [30]	$2.9M \times 2.1M \times 25.5M$	143.6M
Twitch [17, 27]	$15.5M \times 6.2M \times 783.9K \times 6.1K \times 6.1K$	474.7M
Vast [30]	$165.4K \times 11.4K \times 2 \times 100 \times 89$	26M

5.1.4 Baselines. We evaluate the performance of our work by comparing it with the state-of-the-art GPU implementations: BLCO [19], MM-CSF [23], and ParTI-GPU [13]. To achieve optimal results with ParTI-GPU, we use the recommended configurations provided in the source code [15]. For our experiments, we utilize the open-source BLCO repository [20], ParTI repository [15], and MM-CSF [22] repository. The BLCO [19] repository allows running MTTKRP mode-by-mode (i.e., mode-specific MTTKRP) where the input tensor is ordered specific to the given mode before running MTTKRP on GPU [20].

5.1.5 Default Configuration. We use RTX 3090 with $P = 32$, $\kappa = 82$, and $R = 32$ as our configuration for conducting the experiments.

5.2 Performance of Dynamic Remapping




Figure 5: Execution time breakdown

Figure 5 shows a detailed breakdown of the total execution time (normalized) between elementwise computation and dynamic tensor remapping. To determine the execution time of elementwise computations in each mode, we use a mode-specific tensor copy for the computations in that mode where each tensor copy is in FLY-COO format and ordered according to the *remap id* (see Section 3.4) of the corresponding mode.

As shown in Figure 5, the remapping overhead ranges from 5% to 35% for all the datasets. The overhead of dynamic tensor remapping is significantly reduced due to the thread block design (see Section 4.3) and the tensor partitioning scheme (see Section 3.4).

5.3 Compute SM Throughput




Figure 6: SM throughput comparison

Compute SM throughput is a commonly used metric introduced by NVIDIA Nsight Compute [11] for GPU to report the utilization achieved by the SMs while executing a kernel with respect to the theoretical maximum utilization of the selected GPU [11]. NVIDIA Nsight Compute provides the achieved throughput of the kernel as a percentage value.

Figure 6 compares the SM throughput of our work for each dataset against the state-of-the-art. We use NVIDIA Nsight Compute to measure the throughput, as mentioned above. In all the datasets, our work shows $1.2\times - 1.4\times$ and $1.3\times - 2.0\times$ higher compute throughput than BLCO and MM-CSF, respectively. Our work shows higher throughput due to the minimum SM idle time of the proposed load balancing scheme and eliminating the intermediate results communication between the SMs. Since the baselines do not support tensors with a large number of modes, we could not report the SM throughput values for BLCO and MM-CSF on Twitch and Vast.

5.4 L1 Cache Throughput

L1 cache throughput is defined as the sustained memory throughput between all the L1 caches and their connected SMs as a percentage of the maximum theoretical throughput that can be achieved [25]

during the execution time of a kernel. We use NVIDIA Nsight Compute to evaluate the L1 cache throughput. Figure 7 shows the L1 cache throughput comparison of our work against the baselines. In all the datasets, our work shows $1.5\times - 2.7\times$ and $1.7\times - 3.0\times$ higher L1 cache throughput compared with BLCO and MM-CSF. This is due to the significant amount of data in the L1 cache being reused during the execution time.




Figure 7: L1 cache throughput

5.5 Impact of Algorithm to GPU Block Mapping

In our work, we map our computational model onto the GPU thread block. The number of columns in the thread block is set to match the parallel loading of nonzero tensor elements (P). Figure 8 illustrates the impact of varying P on SM throughput for $R = 32$. In our thread block design, R equals the number of rows in a thread block (see Section 4.3).




Figure 8: Impact of the GPU block design

We observe a linear increase in throughput as P increases from 1 to 32. However, for $P = 64$, a decrease in throughput is noted due to multiple elementwise computations associated with different columns of the output factor matrix map into the same row of the thread block. Note that each thread block of the RTX 3090 GPU accommodates 1024 threads. Hence, keeping $P = 32$ distributes the elementwise computations among the threads (i.e., $R \times P = 1024$, when $R = 32$ and $P = 32$), optimally. It is consistent across all the tensors. Therefore, we set the parameter value $P = 32$.

Table 4: Speedup of our work over state-of-the-art

Baseline	Geometric Mean
Speedup over BLCO [19]	1.5
Speedup over MM-CSF [23]	2.0
Speedup over ParTI-GPU [13]	21.7
Overall Geometric Mean Speedup	4.1

5.6 Overall Performance

Figure 9 shows the total execution time of our work and the baselines on the RTX 3090. The corresponding speedup achieved by our work over each baseline is displayed at the top of the respective




Figure 9: Total execution time

bar. Similar to the baselines [13, 19, 23], we set the rank of the factor matrices (R) to 32. Our work demonstrates a geometric mean of 1.5 $\times$, 2.0 $\times$, and 21.7 $\times$ in speedup compared to BLCO, MM-CSF, and ParTI-GPU. Table 4 summarizes the overall speedup achieved by our approach compared to each baseline.

It is worth noting that MM-CSF operates as a mode-specific implementation, necessitating multiple copies of the tensor during execution. BLCO’s implementation involves ordering the tensor at the beginning of each mode computation and optimizing the input tensor for efficient execution of the specific mode. These overheads of MM-CSF and BLCO are not considered in the reported timings in Figure 9. Note that our work considers dynamic remapping overhead.

Our work stands out as the only GPU implementation capable of executing large tensors with a higher number of modes, such as Twitch and Vast. In contrast, BLCO, MM-CSF, and ParTI-GPU lack support for tensors with the number of modes greater than 4.

Our work avoids communicating intermediate values among SMs and between SMs and GPU global memory. These intermediate values are stored in the L1 cache and reused with high L1 cache throughput (see Figure 7). Also, our load-balancing scheme improves the overall SM throughput, reducing the idle time of the GPU SMs.

5.7 Preprocessing Time




Figure 10: Tensor format generation time comparison

The preprocessing of an input tensor involves generating tensor partitions and converting the tensor into FLYCOO format by representing a nonzero tensor element in FLYCOO tensor element

representation. To accelerate this process, we use OpenMP [3] and Boost library [28].

Although this work does not focus on the accelerating preprocessing time, we have included a comparison of preprocessing times in Figure 10 for the sake of completeness. For the comparison, we use the baselines that report their preprocessing time. The CPU configuration used for preprocessing can be found in Section 5.1.1.

Our preprocessing is faster than ParTI-GPU as our preprocessing approach only looks at the nonzero tensor elements during partitioning. In contrast, the ParTI-GPU partitioning scheme [13] spans the entire index space across all the modes of a tensor, which is much larger than the number of nonzero tensor elements.

As described in Section 3.4, we partition the tensor along all the modes. BLCO [19] partitions the tensor once before executing spMTTKRP along a specific mode. Hence, BLCO preprocesses the tensor faster than our work. Note that we compare the preprocessing time of BLCO to order the tensor for a single mode.

6 CONCLUSION AND FUTURE WORK

This paper introduced a parallel algorithm design for GPUs to accelerate spMTTKRP across all the modes of an input tensor. The experimental results demonstrate that Our approach achieves a geometric mean speedup of 1.5 $\times$ and 2.0 $\times$ in total execution time compared with the state-of-the-art mode-specific implementations and 21.7 $\times$ geometric mean speedup with the state-of-the-art mode-agnostic implementations.

Our future work focuses on adapting the proposed parallel algorithm on heterogeneous computing platforms. It will ensure that our work can be effectively applied across various hardware.

ACKNOWLEDGEMENT

This work is supported by the National Science Foundation (NSF) under grant CNS-2009057 and in part by DEVCOM Army Research Lab under grant W911NF2220159.

Distribution Statement A: Approved for public release. Distribution is unlimited.

REFERENCES

- [1] Richard Ansorge. 2022. *Programming in parallel with CUDA: a practical guide*. Cambridge University Press.
- [2] Kurt Bollacker, Colin Evans, Praveen Paritosh, Tim Sturge, and Jamie Taylor. 2008. Freebase: A Collaboratively Created Graph Database for Structuring Human Knowledge. In *Proceedings of the 2008 ACM SIGMOD International Conference on Management of Data* (Vancouver, Canada) (SIGMOD '08). Association for Computing Machinery, New York, NY, USA, 1247–1250. <https://doi.org/10.1145/1376616.1376746>
- [3] Rohit Chandra. 2001. *Parallel programming in OpenMP*. Morgan kaufmann.
- [4] Zhiyu Cheng, Baopu Li, Yanwen Fan, and Yingze Bao. 2020. A novel rank selection scheme in tensor ring decomposition based on reinforcement learning for deep neural networks. In *ICASSP 2020-2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*. IEEE, 3292–3296.
- [5] Shane Cook. 2012. *CUDA programming: a developer's guide to parallel computing with GPUs*. Newnes.
- [6] Massimiliano Fatica. 2008. CUDA toolkit and libraries. In *2008 IEEE hot chips 20 symposium (HCS)*. IEEE, 1–22.
- [7] Gérard Favier and André LF de Almeida. 2014. Overview of constrained PARAFAC models. *EURASIP Journal on Advances in Signal Processing* 2014, 1 (2014), 1–25.
- [8] Sofia Fernandes, Hadi Fanaee-T, and João Gama. 2020. Tensor decomposition for analysing time-evolving social networks: An overview. *Artificial Intelligence Review* (2020), 1–26.
- [9] Ronald L. Graham. 1969. Bounds on multiprocessing timing anomalies. *SIAM journal on Applied Mathematics* 17, 2 (1969), 416–429.
- [10] Ruining He and Julian McAuley. 2016. Ups and Downs: Modeling the Visual Evolution of Fashion Trends with One-Class Collaborative Filtering. In *Proceedings of the 25th International Conference on World Wide Web* (Montréal, Québec, Canada) (WWW '16). International World Wide Web Conferences Steering Committee, Republic and Canton of Geneva, CHE, 507–517. <https://doi.org/10.1145/2872427.2883037>
- [11] Kumar Iyer and Jeffrey Kiel. 2016. GPU debugging and Profiling with NVIDIA Parallel Nsight. *Game Development Tools* (2016), 303–324.
- [12] Tamara G Kolda and Brett W Bader. 2009. Tensor decompositions and applications. *SIAM review* 51, 3 (2009), 455–500.
- [13] Jiajia Li, Yuchen Ma, and Richard Vuduc. 2018. ParTI: A parallel tensor infrastructure for multicore CPUs and GPUs. *A parallel tensor infrastructure for multicore CPUs and GPUs* (2018).
- [14] Jiajia Li, Jimeng Sun, and Richard Vuduc. 2018. HiCOO: Hierarchical Storage of Sparse Tensors. In *SC18: International Conference for High Performance Computing, Networking, Storage and Analysis*. 238–252. <https://doi.org/10.1109/SC.2018.00022>
- [15] Jiajia Li, Bora Uçar, Ümit V. Çatalyürek, Jimeng Sun, Kevin Barker, and Richard Vuduc. 2019. Efficient and Effective Sparse Tensor Reordering. <https://github.com/hpcgarage/ParTI>
- [16] Bangtian Liu, Chengyao Wen, Anand D. Sarwate, and Maryam Mehri Dehnavi. 2017. A Unified Optimization Approach for Sparse Tensor Operations on GPUs. In *2017 IEEE International Conference on Cluster Computing (CLUSTER)*. 47–57. <https://doi.org/10.1109/CLUSTER.2017.75>
- [17] Julian McAuley. 2021. Recommender Systems and Personalization Datasets. <https://cseweb.ucsd.edu/~jmcauley/datasets.html#>
- [18] Marco Mondelli and Andrea Montanari. 2019. On the connection between learning two-layer neural networks and tensor decomposition. In *The 22nd International Conference on Artificial Intelligence and Statistics*. PMLR, 1051–1060.
- [19] Andy Nguyen, Ahmed E. Helal, Fabio Checconi, Jan Laukemann, Jesmin Jahan Tithi, Yongseok Soh, Teresa Ranadive, Fabrizio Petrini, and Jee W. Choi. 2022. Efficient, out-of-Memory Sparse MTTKRP on Massively Parallel Architectures. In *Proceedings of the 36th ACM International Conference on Supercomputing* (Virtual Event) (ICS '22). Association for Computing Machinery, New York, NY, USA, Article 26, 13 pages. <https://doi.org/10.1145/3524059.3532363>
- [20] Andy Nguyen, Ahmed E Helal, Fabio Checconi, Jan Laukemann, Jesmin Jahan Tithi, Yongseok Soh, Teresa Ranadive, Fabrizio Petrini, and Jee W Choi. 2022. Efficient, out-of-memory sparse MTTKRP on massively parallel architectures. <https://github.com/jeewhanchoi/blocked-linearized-coordinate>
- [21] Israt Nisa, Jiajia Li, Aravind Sukumaran-Rajam, Prasant Singh Rawat, Sriram Krishnamoorthy, and P. Sadayappan. 2019. An Efficient Mixed-Mode Representation of Sparse Tensors. In *Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis* (Denver, Colorado) (SC '19). Association for Computing Machinery, New York, NY, USA, Article 49, 25 pages. <https://doi.org/10.1145/3295500.3356216>
- [22] Israt Nisa, Jiajia Li, Aravind Sukumaran-Rajam, Prasant Singh Rawat, Sriram Krishnamoorthy, and Ponnuswamy Sadayappan. 2019. An Efficient Mixed-Mode Representation of Sparse Tensors. <https://github.com/isratnisa/MM-CSF>
- [23] Israt Nisa, Jiajia Li, Aravind Sukumaran-Rajam, Richard Vuduc, and P. Sadayappan. 2019. Load-Balanced Sparse MTTKRP on GPUs. In *2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS)*. 123–133. <https://doi.org/10.1109/IPDPS.2019.00023>
- [24] Takashi Nishitsuji. 2023. Basics of OpenCL. In *Hardware Acceleration of Computational Holography*. Springer, 83–95.
- [25] NVIDIA. 2023. DEVELOPER TOOLS Documentation. <https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#>
- [26] Eric T. Phipps and Tamara G. Kolda. 2019. Software for Sparse Tensor Decomposition on Emerging Computing Architectures. *SIAM Journal on Scientific Computing* 41, 3 (2019), C269–C290. <https://doi.org/10.1137/18M1210691>
- [27] Jérémie Rappaz, Julian McAuley, and Karl Aberer. 2021. Recommendation on Live-Streaming Platforms: Dynamic Availability and Repeat Consumption. In *Proceedings of the 15th ACM Conference on Recommender Systems* (Amsterdam, Netherlands) (RecSys '21). Association for Computing Machinery, New York, NY, USA, 390–399. <https://doi.org/10.1145/3460231.3474267>
- [28] Boris Schäling. 2014. *The boost C++ libraries*. Vol. 3. XML press Laguna Hills.
- [29] Nicholas D. Sidiropoulos, Lieven De Lathauwer, Xiao Fu, Kejun Huang, Evangelos E. Papalexakis, and Christos Faloutsos. 2017. Tensor Decomposition for Signal Processing and Machine Learning. *IEEE Transactions on Signal Processing* 65, 13 (2017), 3551–3582. <https://doi.org/10.1109/TSP.2017.2690524>
- [30] Shaden Smith, Jee W. Choi, Jiajia Li, Richard Vuduc, Jongsoo Park, Xing Liu, and George Karypis. 2017. FROSTT: The Formidable Repository of Open Sparse Tensors and Tools. <http://frostt.io/>
- [31] Fuxi Wen, Hing Cheung So, and Henk Wymeersch. 2020. Tensor decomposition-based beamspace esprit algorithm for multidimensional harmonic retrieval. In *ICASSP 2020-2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*. IEEE, 4572–4576.
- [32] Sasindu Wijeratne, Rajgopal Kannan, and Viktor Prasanna. 2023. Dynasor: A Dynamic Memory Layout for Accelerating Sparse MTTKRP for Tensor Decomposition on Multi-core CPU. arXiv:2309.09131 [cs.DC]
- [33] Sasindu Wijeratne, Ta-Yang Wang, Rajgopal Kannan, and Viktor Prasanna. 2023. Accelerating Sparse MTTKRP for Tensor Decomposition on FPGA. In *Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays* (Monterey, CA, USA) (FPGA '23). Association for Computing Machinery, New York, NY, USA, 259–269. <https://doi.org/10.1145/3543622.3573179>
- [34] Cyril Zeller. 2011. *CUDA C/C++ Basics*. (2011).