

First Demonstration of BEOL-Compatible 3D Vertical FeNOR

Yang Feng^{1,2†}, Dong Zhang^{1†}, Chen Sun¹, Zijie Zheng¹, Yue Chen¹, Qiwen Kong¹, Gan Liu¹, Yuye Kang¹, Kaizhen Han¹, Zuopu Zhou¹, Gengchiao Liang^{1,3}, Kai Ni⁴, Jixuan Wu², Jiezhong Chen^{2*}, and Xiao Gong^{1*}

¹ECE, National University of Singapore, Singapore, Singapore; ²School of Information Science and Engineering, Shandong University, Qingdao, China;

³Industry Academia Innovation School, National Yang-Ming Chiao Tung University, Hsinchu City, Taiwan; ⁴University of Notre Dame, IN, USA.

[†]Equally contributing authors; *Email: chen.jiezhong@ntu.edu.cn, legong@nus.edu.sg

Abstract- In this work, we present and experimentally demonstrate the world's first back-end-of-line (BEOL) compatible vertical ferroelectric NOR (FeNOR) memory. The key highlights of this work are outlined below: (1) Side-fin structure has been meticulously designed and realized to enhance the ferroelectric switching and to suppress the cell-to-cell interference. (2) Outstanding I_{on}/I_{off} ratio ($>10^6$) and memory window (~ 4 V) has been achieved, surpassing the performance of other reported 3D FeFETs. (3) Leveraging the advantages of ferroelectric switching, low programming voltage, rapid programming speed, and good endurance have been achieved. The realization of our 3D FeNOR presents a compelling alternative for applications requiring low power consumption and high-speed operation.

1. Introduction

In the era of rapid advancements in artificial intelligence, computing-in-memory has emerged as a pivotal strategy to meet the burgeoning computational demands. Notably, non-volatile NOR type memories have garnered increasing attention in recent years for computing-in-memory applications. Nevertheless, traditional Flash NOR memories suffer from disadvantages such as high program/erase voltage, relatively low endurance, and slow program/erase speed. In contrast, HfO₂-based ferroelectric (FE) field-effect transistors (FeFETs) present an attractive alternative characterized by a low program/erase voltage, fast program/erase speed, and improved endurance characteristics. This positions them as promising candidates for NOR-type memory applications. However, the realization of 3D Ferroelectric NOR (FeNOR) has yet to be realized due to its intricate structure and the unsatisfactory ferroelectric switching dynamics within a three-dimensional architecture. This study, for the first time, realized 3D BEOL-compatible FeNOR type memories featuring a ZnO channel. Both the HfO₂ gate dielectric and ZnO channel were deposited with excellent conformality by ALD. Advanced side-fin structure was employed to enhance the ferroelectric switching and suppress the cell-to-cell interference. The experimental results showcase the fast and energy-efficient program operation of our 3D FeNOR, as well as a large memory, outstanding on/off ratio, and good endurance. All processes were performed with temperature <450 °C.

2. 3D FeNOR Device Fabrication

Key process steps for fabricating the 3D FeNOR, featuring a 3D side-fin structure and oxide semiconductor channel, are shown in Fig. 2, and detailed fabrication steps are shown in Fig. 3. Initially, a 200 nm SiO₂ layer is deposited on the Si substrate, followed by the deposition of a 100 nm-thick tungsten (W) layer and a 50 nm-thick SiO₂ layer through three cycles. Subsequently, separate gates and the channel region are etched to expose them. After this step, the sample undergoes immersion in tungsten etchant to form the side fin structure. Following this, a 7 nm HZO layer is deposited by ALD at 280 °C, followed by the ALD deposition of 7 nm TiN at 350 °C. A post-metal annealing process is conducted at 450 °C to crystallize the HZO layer. Subsequent dry etching is carried out to etch the side wall TiN, forming three separate cells. In sequence, a 10 nm HfO₂ and a 6 nm ZnO channel layers are deposited through ALD. Following this, 100 nm Ti is deposited and lifted off to form the source/drain metal. Finally, to activate the ZnO channel, forming gas at 300 °C is applied for 3 minutes. The maximum processing temperature is 450 °C during the fabrication process, affirming its back-end-of-line (BEOL) compatibility. SEM figures after critical steps are illustrated to provide a more direct and visual perspective.

3. Structure of 3D FeNOR and Ferroelectric Characterization

Fig. 4 shows the zoom-in TEM of 'cell 1' in Fig. 3 and the corresponding EDX mapping of the main elements in the side-fin MFMIS structure. Fig. 5 shows the comparison of 3D side-fin structure with the traditional 3D

FeFET, taking advantage of such structure, not only small area ratio ($A_{FE}/A_{channel}$), which is beneficial for ferroelectric switching, can be obtained, but also the cell-to-cell interference can be avoided.

Before starting the fabrication of FeNOR, we conducted the thickness dependence of HZO to obtain the optimal ferroelectricity. The GIXRD analysis is conducted for the well-crystallized capacitor shown in Fig. 6 (a). It reveals that, after annealing at 450 °C, the o-phase is the dominant phase of the HZO film, contributing to the ferroelectricity. Fig. 6 (b) presents the P-V loops of a FE capacitor with 5/7/10 nm HZO layer, demonstrating clear polarization switching, and 7 nm HZO shows largest P_r . In addition, the 7 nm HZO shows good endurance under 3.5 MV/cm electrical field cycling. Therefore, the 7 nm HZO layer is adopted during fabricating the FeNOR.

4. 3D FeNOR Characterization

In Fig. 7(a), anti-clockwise I_D - V_G loops are measured with various sweeping voltages, indicating over 10^6 I_{on}/I_{off} ratio at $V_D = 0.1$ V. The relationship between the MW and the maximum applied voltage is abstracted and summarized in Fig. 7(b), suggesting that the increase of the maximum voltage makes an initial enhancement in MW and then results in saturation due to the reach of maximum ferroelectric switching. Fig. 8 indicates that relationship between the wet etching time and the memory window. With the increase of etching time, the memory window goes up owing to the decreased area ratio. Fig. 9 benchmarks on/off ratio for various 3D FeFETs and 3D NOR devices. It is clear that the proposed 3D FeNOR device achieves a good on/off ratio as well as excellent I_{on} and I_{off} , especially compared with FeNAND devices.













Fig. 10 (a) displays the contour plot by varying the programming pulse width and voltage, where the small programming voltage (~ 4 V) can be utilized for data programming, owing to the ferroelectric switching. The benchmark for programming time and voltage amplitude is summarized in Fig. 10 (b). Compared with the high programming voltage of 3D NOR relying on the mechanism of charge tunneling, 3D FeNOR shows much lower programming voltage. The endurance test for 3D FeNOR is illustrated in Fig. 11, where decent memory window can be observed after 10^7 cycles. The retention test carried out at 25 °C manifests the non-volatile characteristic of 3D FeNOR. The potentiation and depression curves of 3D FeNOR are tested by applying multiple pulses with increasing voltage to demonstrate multi-state characteristics, as shown in Fig. 12 (a). Both the potentiation and depression show decent linearity, unrevealing its promising potential in the computing in memory field. Fig. 12 (b) shows the small conductance variations between the target weight and the programmed states. Fig. 13 (a) shows the measured array level logic operations illustrated in Fig. 13 (b), where the output current is proportional to the number of FeNOR at on state. Finally, the benchmark table is given in Fig. 14. 3D FeNOR shows excellent performance in operation voltage, programming speed, on/off ratio, and endurance.

5. Conclusions

In this work, for the first time, we have realized oxide channel 3D FeNORs with excellent electrical performance. Our work is a milestone in advancing the NOR-type memories, demonstrating great potential for compute-in-memory.

Acknowledgment Acknowledgement of support from Ministry of Education (Singapore) Tier 2 Academic Research Grant (MOE-T2EP50221-0008, NSF 2346953), and China Key Research and Development Program under Grant (2023YFB4402500, 2023YFB4402400), National Natural Science Foundation of China (Nos. 62034006, U23B2040, 92264201).

Reference [1] D. Ielmini, *et al.*, *Adv. Intell. Syst.*, 2020; [2] S. H. Kuk, *et al.*, *IEDM*, 2021; [3] K. Florent *et al.*, *IEDM*, 2018. [4] Min-Kyu Kim *et al.*, *Sci. Adv.*, 2021. [5] J. Kim, *et al.*, *Nat Commun.*, 2023. [6] H.-T. Lue, *et al.*, *IEDM* 2020. [7] M.-L. Wei, *et al.*, *IEDM* 2022.



	Memory	Material	MFMS	Multibit	Oper. Volt.(V)	Pgm. Volt.(V)	Pgm. speed	MW (V)	$I_{on}(A)$	$I_{off}(A)$	On-off ratio	Endurance
This Work	3D FeNOR	ZnO	Yes	Yes	0.1	4V	200ns	4	$>10^{-6}$	10^{-12}	10^6	10^7
2018 IEDM[3]	3D FeNAND	Ploy-Si	No	No	1	10	100ns	2	10^{-6}	10^{-11}	10^3	10^4
2021 Sci. Adv. [4]	3D FeNAND	3D ZnO	No	No	0.5	5	500ns	2	10^{-8}	10^{-10}	10^2	10^5
2023 Nat. Comm. [5]	3D FeNAND	3D ZnO	No	Yes	0.1	5	10ms	1.5	10^{-7}	10^{-10}	10^3	10^6
2020 IEDM[6]	3D NOR	Poly-Si	No	Yes	1.8	14	10us	3	10^{-6}	10^{-11}	10^5	10^5
2022 IEDM[7]	3D NOR	Poly-Si	No	Yes	1	13	-	3	10^{-6}	10^{-12}	10^6	-