

Zaid Tahir      Sahan Bandara      Martin Herbordt  
CAAD Lab, ECE Department, Boston University, USA. {zaidt|sahanb|herbordt}@bu.edu

FPGAs are often deployed in IoT devices: sensor technology is advancing rapidly and microcontrollers may be unable to handle the needed throughput. But with their connections to the internet and only basic system support, IoT devices may be easy targets of cyberattacks. Current FPGA-based SmartNIC defenses against cyberattacks, however, are mostly applicable in cloud deployments. In order to mitigate cyberattacks on resource-limited IoT devices, we have developed a multi-core multi-rule VeBPF (Verilog extended Berkeley Packet Filter) firewall for FPGA-based IoT devices. This VeBPF firewall accepts standard eBPF bytecode as firewall rules; these rules are run by VeBPF CPU cores. Any number of VeBPF cores can be generated by specifying the  $N_{\text{VeBPF}}$  parameter.

The diagram illustrates the VeBPF CPU Core architecture. The core is a yellow rounded rectangle containing several components. At the top left, 'Fe-assign instr. pointer to change eBPF firewall rule' is connected to '64-bit Registers (R0-R10)'. Below this is a 'PC' (Program Counter) and an 'ALU' (Arithmetic Logic Unit). To the right of the PC is 'eBPF Instr Execute', which is connected to 'eBPF Instr Decode'. To the right of the ALU is '64-bit wide Pgm.Mem'. To the right of the registers is 'Custom HW Call Func'. To the right of the core is 'eBPF' with a bee icon. On the right side, there is an 'Instruction Fetch' block. On the left side, there are several input/output ports. On the right side, there are several output ports. The core is labeled 'VeBPF CPU Core' at the top.

**Inputs (Left):**

- clk\_in
- reset\_in
- ip\_next\_eBPF\_rule\_in
- enable\_new\_eBPF\_rule\_in
- R1\_in (64-bit)
- R2\_in (64-bit)
- R3\_in (64-bit)
- R4\_in (64-bit)
- R5\_in (64-bit)
- VeBPF\_pgm\_word\_in (64-bit)
- VeBPF\_pgm\_wid\_in (8-bit)
- VeBPF\_pgm\_ack\_out

**Internal Components:**

- VeBPF CPU Core
- Fe-assign instr. pointer to change eBPF firewall rule
- 64-bit Registers (R0-R10)
- Custom HW Call Func
- Instruction Fetch
- eBPF Instr Decode
- eBPF Instr Execute
- PC
- ALU
- 64-bit wide Pgm.Mem
- 8-bit wide Data.Mem
- Network Packet loader

**Outputs (Right):**

- R6\_out (64-bit)
- Halt\_out
- Error\_out
- Ticks\_out (64-bit)
- VeBPF\_data\_word\_in (64-bit)
- VeBPF\_data\_wid\_in (8-bit)
- VeBPF\_data\_ack\_out

The overall architecture of the multi-core multi-rule VeBPF firewall for FPGA-based IoT devices is shown in Fig. 2. The various subsystems that make up the VeBPF firewall, along with additional subsystems, are a part of our larger hardware OS project: highly flexible, loosely-coupled subsystems are being developed that use native tool-chains and drivers. These include eBPF (for the VeBPF firewall) and VirtIO [1], [2].

The diagram illustrates the system architecture of a multi-core multi-rule VeBPF firewall. At the center is the **SMART SWITCH**, which interfaces with four main subsystems:

- Network Subsystem:** Contains a **Multi-core multi-rule VeBPF firewall**. This firewall consists of multiple **VeBPF rule engines** (e.g., **VeBPF\_rule\_elector\_FSM**, **VeBPF\_rule\_notifier\_FSM**, **VeBPF\_rule\_notifier\_FSM**, **VeBPF\_rule\_notifier\_FSM**) and a **Rapid Descriptor Table**. It is connected to a **Network Subsystem** and a **Network Subsystem** via **Network Subsystem** and **Network Subsystem** interfaces. It also connects to a **Mem Bus Grant Module** and a **Network Subsystem**.
- Smartswitch Subsystem:** Includes a **Smartswitch** and a **Network Subsystem**. The **Smartswitch** is connected to the **SMART SWITCH** via a **Smartswitch** interface. The **Network Subsystem** is connected to the **SMART SWITCH** via a **Network Subsystem** interface.
- UART Subsystem:** Includes a **UART-RX** and a **UART-TX**. The **UART-RX** is connected to the **SMART SWITCH** via a **UART-RX** interface. The **UART-TX** is connected to the **SMART SWITCH** via a **UART-TX** interface.
- Memory Subsystem:** Includes a **Memory Controller** and **DDR**. The **Memory Controller** is connected to the **SMART SWITCH** via a **Memory Controller** interface. The **DDR** is connected to the **Memory Controller** via a **DDR** interface.

Additional components and connections include:

- Network Subsystem:** Contains a **Multi-core multi-rule VeBPF firewall** and a **Network Subsystem**. It is connected to a **Network Subsystem** and a **Network Subsystem** via **Network Subsystem** and **Network Subsystem** interfaces.
- Smartswitch Subsystem:** Includes a **Smartswitch** and a **Network Subsystem**. The **Smartswitch** is connected to the **SMART SWITCH** via a **Smartswitch** interface. The **Network Subsystem** is connected to the **SMART SWITCH** via a **Network Subsystem** interface.
- UART Subsystem:** Includes a **UART-RX** and a **UART-TX**. The **UART-RX** is connected to the **SMART SWITCH** via a **UART-RX** interface. The **UART-TX** is connected to the **SMART SWITCH** via a **UART-TX** interface.
- Memory Subsystem:** Includes a **Memory Controller** and **DDR**. The **Memory Controller** is connected to the **SMART SWITCH** via a **Memory Controller** interface. The **DDR** is connected to the **Memory Controller** via a **DDR** interface.

## ACKNOWLEDGMENTS

## REFERENCES

- Authorized licensed use limited to: BOSTON UNIVERSITY. Downloaded on January 30, 2025 at 18:31:21 UTC from IEEE Xplore. Restrictions apply.