



Deep Optimizer States: Towards Scalable Training of Transformer Models Using Interleaved Offloading

Avinash Maurya
Rochester Institute of Technology
Rochester, NY, USA
am6429@cs.rit.edu

Jie Ye
Illinois Institute of Technology
Chicago, IL, USA
jye20@hawk.iit.edu

M. Mustafa Rafique
Rochester Institute of Technology
Rochester, NY, USA
mrafique@cs.rit.edu

Franck Cappello
Argonne National Laboratory
Lemont, IL, USA
cappello@anl.gov

Bogdan Nicolae
Argonne National Laboratory
Lemont, IL, USA
bnicolae@anl.gov

Abstract

Transformers and large language models (LLMs) have seen rapid adoption in all domains. Their sizes have exploded to hundreds of billions of parameters and keep increasing. Under these circumstances, the training of transformers is very expensive and often hits a “memory wall”, i.e., even when using 3D parallelism (pipeline, tensor, data) and aggregating the memory of many GPUs, it is still not enough to hold the necessary data structures (model parameters, optimizer state, gradients, activations) in GPU memory. To compensate, state-of-the-art approaches offload the optimizer state, at least partially, to the host memory and perform hybrid CPU-GPU computations. However, the management of the combined host-GPU memory is often suboptimal and results in poor overlapping between data movements and computations. This leads to missed opportunities to simultaneously leverage the interconnect bandwidth and computational capabilities of CPUs and GPUs. In this paper, we leverage a key observation that the interleaving of the forward, backward and update phases generate fluctuations in the GPU memory utilization, which can be exploited to dynamically move a part of the optimizer state between the host and the GPU memory at each iteration. To this end, we design and implement *Deep Optimizer States*, a novel technique to split the LLM into sub-groups, whose update phase is scheduled on either the CPU or the GPU based on our proposed performance model that addresses the trade-off between data movement cost, acceleration on the GPUs vs the CPUs, and competition for shared resources. We integrate our approach with DeepSpeed and demonstrate 2.5× faster iterations over state-of-the-art approaches using extensive experiments.

CCS Concepts

• **Computing methodologies** → **Machine learning**; • **Computer systems organization** → **Heterogeneous (hybrid) systems**; • **Software and its engineering** → **Data flow architectures**.



This work is licensed under a Creative Commons Attribution International 4.0 License.
MIDDLEWARE '24, December 2–6, 2024, Hong Kong, Hong Kong
© 2024 Copyright held by the owner/author(s).
ACM ISBN 979-8-4007-0623-3/24/12
<https://doi.org/10.1145/3652892.3700781>

Keywords

Scalable training of large language models, hybrid CPU-GPU I/O performance tuning and middleware, data management for hybrid LLM training, scalable optimization methods for ML

ACM Reference Format:

Avinash Maurya, Jie Ye, M. Mustafa Rafique, Franck Cappello, and Bogdan Nicolae. 2024. *Deep Optimizer States: Towards Scalable Training of Transformer Models Using Interleaved Offloading*. In *25th International Middleware Conference (MIDDLEWARE '24)*, December 2–6, 2024, Hong Kong, Hong Kong. ACM, New York, NY, USA, 13 pages. <https://doi.org/10.1145/3652892.3700781>

1 Introduction

Transformers and large language models (LLMs) have seen increasing adoption in various domains ranging from scientific research to industrial applications [47]. While traditionally used for creative text generation, prompt completion, and comprehension/summarization, these learning models are successfully tackling multi-modal data sources, thanks to cross-attention [42]. Additionally, recent initiatives such as LLMs for science (e.g., AuroraGPT [39], ScaleFold [48], and DeepSpeed4Science [35]) are beginning to explore use cases that involve specialized domain-specific languages for tasks, such as, genome sequencing, protein structure prediction, and equilibrium distribution prediction. The versatility and democratization [28, 31] of LLMs have led to an unprecedented scale of development across multiple fields.

Motivation. In a quest to improve the quality, LLMs are routinely made of billions of parameters with models like GPT-3 [2], LLaMA-2 [36], and BLOOM [40] requiring hundreds of gigabytes of GPU memory just to store the model parameters. Several predictions anticipate LLMs will soon reach trillion scale parameters, e.g., Google Switch-C (1.6T) [7], WuDao 2.0 (1.75T) [44], M6-10T [17], and AuroraGPT [39]. Despite advances in technologies that enable LLM training to scale (hybrid data-, pipeline- and tensor parallelism, sharding of model parameters and optimizer state, layout and communication optimizations, etc.), the rapid growth in the number of model parameters has resulted in large optimizer states, which has outpaced the available GPU memory, creating a significant “memory wall” that makes it challenging to train and run these massive models efficiently [4] on limited GPU setups. In this

paper, we focus on offloading aspects that enable training of moderately complex LLMs ($\leq 20\text{B}$ parameters) on a single node, which is of high value to users that are resource-constrained, e.g., they use a larger HPC system for pre-training but use a fewer number of resource-constrained nodes for quick fine-tuning of LLMs to specialize them for specific tasks [41].

Limitations of State-of-the-Art. To address the challenge of hitting the memory wall, approaches such as DeepSpeed Offload [28], DeepSpeed TwinFlow [37], and Zero-Infinity [29] have explored the idea of moving large data structures required during training to the host memory, notably the optimizer state. This makes it feasible to train LLMs with a much smaller aggregated GPU memory footprint, albeit at the cost of performance penalty. Specifically, for commonly used adaptive learning rate optimizers [14, 43] e.g., ADAM, the optimizer state, which includes parameters, momentum, and variance, is stored on the host memory in high FP32 precision, while the forward pass and backward pass can operate with model parameters in lower FP16 precision to calculate FP16 gradients, which are then flushed to the host memory and upsampled to FP32 precision. Then, the update of parameters can proceed directly on the CPU and a downsampled FP16 copy can be transferred to the GPUs for the next iteration. In this case, a critical bottleneck is *the limited I/O bandwidth between the host and GPU memories*, which is constrained by PCIe links (typically in the order of 25-50 GB/s). This bottleneck is further exacerbated by contention for PCIe links for inter-node communication needed to implement tensor, pipeline and data parallelism, which results in additional overhead during the forward pass (wait for the copy of updated model parameters from the host to the GPU memory) and the backward pass (wait to flush the gradients from the GPU to the host memory). Another important bottleneck is *the low computational capability of the CPUs*, which are orders of magnitude slower than the GPUs. For instance, on our testbed (§ 5.1), the 4×H100 GPUs update ~ 100 Billion parameters of the model per second (P/s), while the 192 CPUs update the model at ~ 8 Billion P/s and copy updated parameters to the GPU at 12 Billion P/s, resulting in 20× slower updates. Under such circumstances, despite being simple and embarrassingly parallel, the operations involved in updating the model parameters and the optimizer state lead to a significant runtime overhead, which otherwise is negligible when running them on the GPUs.

Key Design Ideas and Contributions. In this paper, we propose *Deep Optimizer States* to address the two bottlenecks mentioned above to accelerate the training of LLMs. We summarize our contributions as follows:

- (1) We perform a detailed study of the behavior of the training iterations when offloading the optimizer state to the host memory. Specifically, we highlight important observations that drive our proposal: computations remain efficient despite fine-grain sharding of large optimizer states into subgroups; GPU memory utilization during the update phase decreases dramatically; and PCIe links are underutilized during the backward pass and the update phase (§ 3).
- (2) We introduce a series of key design principles: interleaved offloading of parameter updates on the GPUs; overlapping optimizer subgroup movement and execution across GPU and CPU; efficient placement and movement of gradients for GPU and

CPU updates; and PCIe transfers with higher precision to avoid expensive memory allocation for on-the-fly precision conversion (§ 4).

- (3) We introduce a novel performance model for the update phase to determine the frequency of GPU offloading to maximize the overlap with CPU computations and an algorithm to perform the interleaved CPU-GPU offloading (§ 4.2, § 4.3).
- (4) We design and implement *Deep Optimizer States*, a middleware that integrates our approach into widely used LLM training runtimes, namely DeepSpeed [30] and Megatron [33]. We insist on aspects such as the orchestration of background parallelism and interplay with other existing components (§ 4.4) for accelerated hybrid CPU-GPU training.
- (5) We evaluate our implementation in a series of extensive experiments in which we train LLMs with up to 20B parameters on resource-constrained setups. We show significant speed-up in end-to-end LLM training time and up to 3× faster model parameter update in a variety of configurations (§ 5).

Limitations of the Proposed Approach. The proposed approach relies on the model and the optimizer being sharded into smaller subgroups, allowing them to be updated one subgroup at a time. This capability is currently implemented in state-of-art LLM training frameworks such as DeepSpeed [30], but may not be universally available (e.g., not available in Nanotron [12]). Furthermore, this capability may be allowed only in combination with other capabilities, such as the partitioning of the subgroups across data-parallel ranks to eliminate redundancy (illustrated by DeepSpeed ZeRO). In this case, the benefits of dynamic GPU offloading of model updates may be offset by the behaviour of complementary capabilities (e.g., redundancy elimination incurs higher communication overhead compared with replicated data parallelism). However, most of these limitations are implementation-specific and do not affect the general principles. Furthermore, while *Deep Optimizer States* accelerates the update phase by leveraging fast GPU-based updates for a fraction of the optimizer states, it is still constrained by slow data movement over PCIe and slow CPU-based updates for remainder subgroups. Therefore, while it mitigates part of the slow CPU-based updates, it does not completely eliminate them to perform as fast as GPU-only updates.

ZeRO-3 Offload, described in § 2, offers additional optimizations for tight memory capacity bound scenarios using quantization, parameter/optimizer offloading to NVMe, activation offloading to NVMe, etc., but in this paper, we specifically focus on and evaluate the scenarios where we have sufficient aggregated GPU memory to store all the model parameters, but not enough to hold the subgroups of optimizer state (consisting of FP32 parameters, momentum, and gradients).

2 Background and Related work

Data Parallelism. Data parallelism is the most widely used technique to accelerate the training of deep learning models [15, 32]. It creates replicas of the learning model on multiple workers, each of which is placed on a different device and/or compute node. The input data is randomly shuffled and partitioned among the workers at each epoch. During the forward pass, the workers simply process their mini-batches from the partition of their dataset in an




Figure 1: Model parallelism techniques with optimizer state completely offloaded to the host memory: (a) Conventional pipeline and tensor parallelism for a model with 4 layers; (b) DeepSpeed’s ZeRO-3 hybrid data and model parallelism; (c) Zoom on the model and CPU-offloaded optimizers of a single data-parallel rank; and subgroup sharding of parameters on each rank. Similar to the sharding of FP16 parameters into 4 subgroups (SG1 . . . SG4), GPU-resident FP16 gradients and FP16 activations and host-resident FP32 parameters, FP32 gradients, FP32 momentum, and FP32 are sharded in 4 distinct subgroups.

embarrassingly parallel fashion. Then, during the backward pass, the model parameters are updated based on the average gradients of all replicas (instead of the local gradients), which effectively synchronizes all replicas to learn the same patterns from all partitions. Data parallelism leads to accelerated training because the partitioning of the input data results in fewer iterations per epoch.

Pipeline and Tensor Parallelism. Pipeline and tensor parallelism are two conventional techniques used to split large models that cannot fit in a single GPU memory by vertically or horizontally sharding the model layers [6, 9, 13, 30, 45]. As shown in Figure 1(a), tensor parallelism shards individual layers of the model horizontally (denoted by the magenta dotted box), incurring significant communication overheads during the training. On the other hand, pipeline parallelism (denoted by blue dotted boxes in Figure 1(a)), splits the model layers into distinct stages (or pipeline parallel partitions), each of which is placed on a separate GPU. This method requires relatively fewer communications compared to tensor parallelism. Therefore, in real-world training, the tensor-parallelism degree is typically restricted to the maximum number of GPUs available in a single node to leverage high-speed NVLinks, while pipeline stages can be distributed across multiple nodes. Each stage in the pipeline parallel setup can run forward and backward passes of different mini-batches in parallel using gradient accumulation [11, 27, 34] such that the idle time of GPUs waiting for activations (or gradients) from predecessor (or successor) stages can be minimized by typically using the efficient one-forward one-backward (1F1B) parallelism schedule [23]. However, when tensor and pipeline parallelism techniques cannot fit the model on GPUs, offloading techniques are used to store the large-sized optimizer state (either fully or partially) to the host memory, as shown in Figure 1(a).

Mixed Precision Training. To improve the throughput of training and reduce the GPU memory required for training, LLMs are routinely trained using mixed-precision [22] without negatively impacting the convergence or training accuracy. This method allows certain parts of the LLM training to operate in low 16-bit

floating point precision e.g., using FP16 or BF16, while others operate in high 32-bit floating point formats e.g., FP32. Real-world LLMs such as BLOOM-176B [40], OPT-175B [36], GPT-3 [2], and GLM-130B [44] are pre-trained using mixed-precision, wherein the model parameters on the GPU are either in FP16 or BF16 format and the optimizer states are in FP32 format. More specifically, the forward and backward passes can operate with model parameters in FP16 to calculate FP16 gradients, which are then upsampled to FP32 precision and used by the optimizer to compute the updates.

Hybrid CPU-GPU Optimizer Offloading. Several efforts [3, 10, 26, 38] have introduced hybrid training approaches that combine the memory of GPU and other devices for deep learning training. For LLMs, to reduce the amount of GPU memory required for training, large optimizer states are either partially or fully offloaded to the host memory or NVMe, using offloading engines, such as ZeRO-Offload [31], ZeRO-Offload++ or TwinFlow [37], and CoTrain [16]. When the optimizer state is offloaded to the host memory or NVMe, the low-precision gradients generated on the GPU are moved to the host memory, where it is upsampled to FP32 and consumed by the optimizer for computing updated parameters in high-precision. The updated high-precision parameters are then downsampled and fetched by the GPU to train the next iteration using the updated parameters. Such offloading also accelerates checkpointing (needed at regular intervals for fault tolerance, surviving model spikes, intermediate model analytics, etc.), because the large host-resident optimizer states can be asynchronously flushed to persistent storage using several techniques without blocking the GPUs [1, 18–20, 24].

To accelerate the update phase for the cases when GPU memory can partially but not fully accommodate the optimizer state, the state-of-the-art LLM training framework, DeepSpeed, offers a partial optimizer offloading optimization using TwinFlow, also known as ZeRO-Offload++. Based on the “user-defined ratio”, a fraction of the optimizers reside statically on the GPU and the remainder resides on the CPU. Determining the amount of spare GPU memory available for statically storing a subset of the optimizer states is

non-trivial and depends on multiple factors, such as model size, parallelism strategy, batch size, individual and aggregated GPU memory capacity, redundancy elimination, and offloading. Due to this complexity, the user is typically responsible to profile the pretraining and fine-tune a fixed ratio, as done in TwinFlow [37]. However, even with an optimal ratio, the GPU memory dedicated to storing a part of the optimizer state remains unused during the forward and backward passes. In our approach, we study the imbalance in the PCIe link and GPU memory utilization throughout the training process and propose a solution to optimize the static hybrid optimizer offloading solutions of existing approaches.

ZeRO: Zero Redundancy Optimizer. The state-of-the-art LLM training engine DeepSpeed proposes ZeRO [28, 29, 31], a set of optimizations to eliminate redundancy across data-parallel replicas. To this end, the DeepSpeed runtime supports three different ZeRO stages, namely ZeRO-1, ZeRO-2, and ZeRO-3, each of which incrementally partitions the optimizer state, gradients, and parameters, respectively, across data-parallel replicas. Although ZeRO-1 and ZeRO-2 eliminate optimizer and gradient redundancy across data-parallel ranks, they rely on conventional user-specified pipeline and tensor-parallelism techniques to shard the model across all processes. ZeRO-3 however, adopts a different strategy to eliminate redundancy of the model parameters. As shown in Figure 1(b), it partitions each model layer across data-parallel ranks such that every rank retains only a chunk of a given layer, and performs all-gather of other chunks from the same layer as and when required. This is similar in spirit to tensor-parallelism and incurs significant communication overheads. Nonetheless, a distinguishing feature of ZeRO-3 model sharding is splitting each layer shard further into subgroups, as shown in Figure 1(c). Specifically, if the model consists of P number of parameters and has all the model layers partitioned across N GPUs such that every GPU holds $\sim [P/N]$ parameters, then ZeRO-3 will further divide these $[P/N]$ parameters on every GPU into subgroups of size SG such that every GPU contains $\sim [[P/N]/SG]$ subgroups. Such subgroup-based sharding allows fine-grained GPU-Host-NVMe movement of model parameters and optimizer states when parameter offloading and optimizer offloading are enabled, respectively. For the ZeRO-3 scenario targeted in this paper, every process owns a unique chunk of the optimizer state and updates it in an embarrassingly parallel fashion. Therefore, no interprocess communication is required in the update phase. In this paper, we exploit such subgroup-style partitioning to efficiently and asynchronously update the optimizer state in chunks using the collective computational throughput of both the CPU and the GPU. For more details about ZeRO-3's design and sharding technique, please refer to ZeRO-Infinity [29].

3 Analyzing the Model and System Characteristics during Training

We start by studying the characteristics of the LLM training runtime and the various system resources during training on 4xH100 80 GB GPUs (hardware setup, model description, optimizer, batch size, etc. are detailed in § 5.1) using Nvidia Management Library (NVML) [25]. For a more comprehensive analysis please refer to [21]; below we present the most relevant characteristics for *Deep Optimizer States*.

ZeRO-3 Varying Subgroup Sizes. We first evaluate the impact of varying subgroup sizes on the ZeRO-3 training runtime for different model sizes with the optimizer state completely offloaded to host memory as shown in Figure 1(b). As shown in Figure 2, we observe that varying the subgroup sizes from 100M to 1B parameters per subgroup does not impact the training iteration for any of the 7B to 20B parameters models. The slight 4% difference in iteration times can be attributed to uneven partitioning of the model parameters across the GPUs. *Therefore, the subgroup size does not impact the LLM training time.*

GPU Memory Utilization. We characterize the GPU memory utilization at different stages, i.e., forward, backward, and update stages of the LLM training. For the 20B parameters model running with optimizer fully offloaded to the host memory, Figure 3 (top) shows the GPU memory utilized for a single GPU when all activations are stored on the GPU during the forward pass. Figure 3 (bottom) shows the memory utilization for the case when activation checkpointing is used to reduce the GPU memory footprint, wherein instead of saving all activations, only a subset of activations at specified intervals (detailed in ZeRO-Infinity [29] Section-3) are stored on the GPU memory and the remainder are discarded. During the backward pass, the discarded activations are recomputed from checkpoints, resulting in 33% additional recomputations in the backward pass [31]. When all the activations are stored (Figure 3 (top)), we observe that the GPU memory utilization steeply rises during the forward pass. During the backward pass, these activations are freed and gradients are generated, which get offloaded to host-memory because the optimizer updates are scheduled on the CPU. Lastly, during the update phase, we observe that the GPU only consists of the model parameters, which will get updated once the updates of the CPU offloaded optimizer are complete. A similar trend can be observed for the case when activation checkpointing is used (Figure 3 (bottom)), however, with a lower GPU memory utilization because the activation checkpoints only consume a fraction of the memory in forward pass, which are freed during the backward pass. Irrespective of storing complete activations or activation checkpointing, we observe *significant fluctuations in GPU memory utilization which can be leveraged to store and run a part of the optimizer update step on the GPU.*

PCIe Link Utilization. For the 20B parameters model with the optimizer fully offloaded to the host memory, Figure 4 shows that both the host-to-device (H2D) and device-to-host (D2H) channels are sparsely utilized using $<10\%$ of the peak transfer throughput (~ 50 GB/s). During the backward pass, we observe non-negligible H2D and D2H transfers, primarily due to gradient movement. Here, the D2H transfers are caused by the flushing of gradients generated on the GPU by backward pass, which will be used on the host memory to compute model updates by the CPU offloaded optimizer. Surprisingly, during the backward pass, we also observe H2D transfers over the PCIe in Figure 4. This is primarily for faster gradient accumulation; i.e., the gradients are accumulated on the host-memory, and since the accumulation ($old_grad.add_new_grad$) operations are magnitudes of order faster on the GPU compared to the CPU, the previously accumulated gradients are transferred on the GPU, accumulated on the GPU, and flushed back to the host memory, where the optimizer uses it to compute the updates. Lastly, during




Figure 2: Iteration time for different models when scaling subgroup sizes.




Figure 3: GPU memory util. without (top) and with (bottom) activation checkpoint.




Figure 4: PCIe link util. at different training phases for a 20B parameters model.




Figure 5: Working of optimizer update step with different approaches for 8 subgroups per GPU (2 subgroups statically residing on GPU). Our approach illustrates an example where 33% of the updates are scheduled on the GPU.

the update phase in Figure 4, we only see H2D transfers, which correspond to fetching the updated parameters from the CPU offloaded optimizer to the GPU for training the next iteration. Therefore, the PCIe link is underutilized across all the training phases, which can enable partial computation of updates on the GPU.

4 System Design

4.1 Design Principles

Interleaved Optimizer Updates Across GPU and CPU. The uneven memory consumption and low PCIe link utilization (studied in § 3) during different training phases provide an opportunity to exploit the idle GPU memory (released by activations) and PCIe link during the update phase. To exploit this opportunity, during the update phase, parts of the optimizer state can be dynamically fetched on the GPU to compute a fraction of the parameter updates in parallel while the CPU computes updates of the remainder fraction. A key requirement to update the parameters for a given subgroup is to stage its parameters (p), momentum (m), variance (v), and gradients on the target device on which updates are scheduled in FP32 precision (see § 2). In case the p , m , v , and/or gradients of the subgroup are not present on the target device, the update operation will trigger reads from the slower memory tier (e.g., host memory or NVMe), where the subgroup is offloaded, causing I/O

operations in the critical execution path of updates, thereby slowing down the update process. By leveraging the fact that adaptive learning rate optimizers, such as Adam [14], Adagrad [5], and RMSProp [8] are embarrassingly parallel, and DeepSpeed ZeRO-3 [28] partitions the optimizer on each process into smaller subgroups (Figure 1(c)), we can perform fine-grained optimizer update scheduling across both GPU and CPU without impacting the consistency of update or introducing computational dependencies (synchronizations) between different subgroups. Furthermore, interleaving does not incur memory allocation and deallocation overheads because on the GPU, memory allocation is handled by PyTorch through lightweight memory pools; and on the host, the memory for all subgroups (except static GPU subgroups) is already pre-allocated and pre-pinned (if enabled) during initialization.

An illustrative example representative of the state-of-the-art hybrid optimizer offloading middleware (e.g., DeepSpeed TwinFlow) is shown in Figure 5 (top). The optimizer state of a single process is partitioned into 8 subgroups, out of which the first two subgroups (S^1 and S^2) are statically placed on the GPU, i.e., for the entire training lifetime, the optimizer states corresponding to the two subgroups resides on the GPU memory. Therefore, in Figure 5 (top), we observe GPU-computations only corresponding to the static GPU-resident subgroups (S^1 and S^2) at the beginning of the update phase. The remaining subgroups ($S^3 \dots S^8$) are offloaded to the host memory, where the CPU computes the updates (green blocks,

last row) and performs H2D transfers (red blocks, top row) of the updated parameters to the GPU naively in blocking fashion. The updated parameters on the GPU are then used in the subsequent training iteration executed on the GPU.

The interleaved offloading adopted by *Deep Optimizer States* is illustrated using Figure 5 (bottom), which schedules 33% of the subgroups to be updated on the GPU, i.e., for every two subgroups updated on the CPU, one subgroup will be updated on the GPU. The performance model to derive an optimal fraction of optimizer subgroups to be updated by the GPU is described in § 4.2. This interleave-centric design allows for efficient overlap between CPU and GPU computations and asynchronous optimizer-subgroup movement across the PCIe link, which we will detail next.

Overlapping Optimizer Subgroup Movement and Execution Across CPU and GPU. The data movement observed when the state-of-the-art middleware enabling hybrid optimizer offload (e.g., TwinFlow [37]) runs an update operation is shown in Figure 5 (top). We observe that after the updates corresponding to a given subgroup i are computed on the CPU, the updated parameters p^i are H2D transferred to the GPU to continue training with updated model parameters in the subsequent iteration. Only when all the subgroups are updated and all the updated parameters transferred to the GPU, the subsequent iteration can begin. Given the embarrassingly parallel nature of optimizer updates (§ 2), the optimizer subgroups can be updated and transferred out-of-order, and do not impact the accuracy of the training. Irrespective of some subgroups statically residing on the GPU, the slow updates using the existing offloading solutions can be attributed to (a) idle CPU when GPU is computing updates of GPU-resident subgroups (S^1 and S^2); (b) blocking H2D transfer of updated subgroup parameters, i.e., the CPU and GPU remain idle when the parameters corresponding to CPU update subgroup are copied to the GPU; and (c) slow FP32→FP16 downscaling of update parameters during H2D transfers (not shown in figure for simplicity).

To mitigate the aforementioned challenges, we propose an overlap-centric design illustrated in Figure 5 (bottom) for efficient interleaving of CPU and GPU updates. It works as follows: while the CPU computes the update of the initial subgroups (S^1 and S^2), the optimizer state corresponding to the GPU-scheduled subgroup (S^3), including momentum (m), variance (v), and parameters (p), are being prefetched using asynchronous H2D transfers; thereby overlapping CPU computations with GPU subgroup prefetching. Next, the GPU update for subgroup S^3 and FP32→FP16 downscaling of CPU updated parameters (S^1 and S^2) are done in parallel on the GPU and the CPU, respectively. After this, three operations happen in parallel: (1) H2D transfer of (a) updated parameters of S^1 and S^2 and (b) prefetching of next subgroup to be updated on the GPU (S^6); (2) flushing out (D2H transfer) of the previous subgroup updated on the GPU (S^3); and (3) CPU updates of the subsequent subgroups (S^4 and S^5); thereby exploiting full-duplex D2H and H2D transfers and parallel CPU computations. Furthermore, instead of statically placing the first two subgroups (S^1 and S^2) on the GPU, we propose to place the last two subgroups (S^7 and S^8) statically on the GPU to overlap the pending H2D and D2H transfers of previous subgroups updated across host or GPU devices.

As described in § 2, the update phase is executed in an embarrassingly parallel fashion by all processes on a unique chunk of the optimizer which requires no interprocess communications. Consequently, our proposed hybrid CPU-GPU interleaving of subgroup updates using idle PCIe bandwidth does not incur any node-local or cross-node communication overheads. Since the optimizer subgroup movement is process-local and is exclusively dependent on the PCIe throughput, we observe the same speedup during updates at scale, irrespective of the slow cross-GPU interconnect bandwidth.

To enable an efficient overlap of GPU and CPU computations and transfers, we need to devise an optimal fraction of updates to be interleaved and scheduled on the GPU. However, determining this optimal fraction of interleaving is non-trivial and needs to be calibrated based on various factors, such as, the update speed on GPU vs CPU and the PCIe throughput to transfer subgroups back and forth between the GPU and to transfer the updated CPU-based parameters to GPU for the next iteration. Therefore, we complement the interleaved overlap-centric design with a novel performance model (§ 4.2) to attain an efficient overlap between update computations and transfers.

Efficient Management of Gradients for GPU and CPU Scheduled Subgroup Updates. During the training, the gradients generated during the backward pass on the GPU are used by the optimizer to compute the parameter update. State-of-the-art hybrid optimizer offloading solutions (e.g., TwinFlow), shown in Figure 5 (top), by default retain the gradients corresponding to the statically GPU-resident subgroups (S^1 and S^2) on the GPU during the backward pass; and for the remainder of the subgroups, which are scheduled to be updated on the CPU, gradients are offloaded to the host memory during the backward pass. In our approach, we extend this design and leverage the GPU memory released by activations (or activation checkpoints) to store the gradients corresponding to the subgroups scheduled for updates on the GPU, which can be known apriori using the lightweight performance model described in § 4.2. In cases where the GPU memory freed by the activations (or activation checkpoints) is not large enough to store the gradients of all GPU-scheduled subgroups, the gradients are offloaded to the host memory and fetched back to the GPU along with the subgroup's optimizer states (FP32 momentum, parameter and variance).

PCIe Transfers with Higher Precision to Avoid Costly Memory Allocation for On-the-fly Upscaling. When the models are trained with mixed-precision (§ 2), the gradients generated on the GPU during the backward pass are typically produced in low FP16 precision, whereas the optimizer computes the updates using high FP32 precision gradients. Flushing the FP16 gradients from the GPU to the FP32 gradient buffer on the host is non-trivial, which requires both precision conversion (FP16→FP32) and data movement (D2H transfer). As shown in Figure 6, for a subgroup size of 0.1B parameters, which generates ~0.2 GB worth of FP16 gradient tensor, the D2H transfer takes place at 2.5 GB/s even when the destination FP32 host gradient buffer is pinned, thereby showing 22× slower D2H transfer throughput as compared to the peak D2H throughput. When this gradient transfer is zoomed in (right-most upper block), we observe that this slowdown is because of three different operations involved in the D2H gradient flushing: (1) allocate unpinned memory at ~4 GB/s on the host to hold the




Figure 6: Working of forward and backward passes with different approaches for 3 subgroups per GPU.

Table 1: Transfer and conversion throughputs across various devices and data types. G/H represent pinned GPU or Host tensors, of 32 (G_{32}, H_{32}) and 16 (G_{16}, H_{16}) bits, respectively. \leftrightarrow shows the same throughput in both directions.

$G_{32} \leftrightarrow G_{16}$	$H_{32} \leftrightarrow H_{16}$	$H_{16} \leftrightarrow G_{16}$	$H_{32} \rightarrow G_{16}$	$G_{16} \rightarrow H_{32}$
1.2 TB/s	62 GB/s	52 GB/s	8 GB/s	4 GB/s

FP16 copy of gradients flushed from the GPU; (2) perform the D2H transfer to this unpinned FP16 temporary host buffer at 10 GB/s; and (3) perform FP16 to FP32 conversion on the host at 62 GB/s (as observed in Table 1). Note that each of the above operations is executed sequentially, thereby stalling the GPU, PCIe, and CPU at different phases throughout the transfer and conversion.

Transferring gradients in FP16 precision in DeepSpeed is adopted to reduce the transfer cost across the PCIe (transfer FP16 instead of FP32). However, even for PCIe Gen 4 interconnect, which are widely used in the popular GPUs for training LLMs, e.g., A100, the achievable D2H throughput is 25 GB/s. This implies that transferring over the PCIe in FP32 would lead to at least 10× faster gradient flushes as compared to existing 2.5 GB/s throughput. Therefore, in *Deep Optimizer States*, we adopt to perform chunk-wise in-place on-the-fly conversion from FP16 to FP32 on the GPU (at 1.2 TB/s) and then flush the GPU-resident FP32 gradient chunks to the FP32 pinned gradient host buffer. Table 1 shows the conversion and transfer throughputs observed on our testbed used in § 5.1.

4.2 Performance Model to Determine the Optimal Fraction of Subgroups to be Updated on the GPU

To achieve an efficient overlap of computation and transfers during interleaved optimizer updates, we propose a performance model that computes the “update stride”, i.e., after how many CPU-based updates should we schedule a subgroup to be updated on the GPU, such that the PCIe link, GPU and CPU are maximally utilized. The key idea of this performance model is to balance the overlap time between CPU-based subgroup updates, GPU-based subgroup updates, and D2H and H2D transfers.

Consider that a single subgroup consists of S number of parameters in high FP32 precision and the CPU to GPU update ratio is $k : 1$, i.e., k subgroups are updated on the CPU for every one subgroup updated on the GPU. Furthermore, the update throughput on CPU and GPU are given as U_c and U_g parameters per second, respectively; and the FP32→FP16 downscaling throughput on the

CPU is given as D_c parameters per second. In a given system with H2D and D2H throughputs as B parameters per second, the time to run CPU update and downsampling of k parameters is given by $k * (S/U_c)$ and $k * (S/D_c)$, respectively. For each subgroup updated on the CPU, the downsampled FP16 parameters will be sent to the GPU, resulting in $k * S/(2 * B)$ seconds of transfer over the H2D link ($S/2$ instead of S due to FP16 precision). Finally, swapping out the previous optimizer subgroup from the GPU and swapping in the next subgroup on the GPU requires the transfer of FP32 parameters, momentum, and variance, and will require $3 * S/B$ seconds of transfer across D2H and H2D PCIe links, respectively. Specifically, Equation 1 formulates the aforementioned computations and data movement to derive the optimal CPU-to-GPU subgroup update ratio. An interesting observation here is that the value of k is not dependent on the subgroup size, therefore, selecting any arbitrary subgroup size results in the same performance improvements of the updates. However, smaller subgroups enable the TwinFlow approach to statically store a fraction of optimizer states which is close to the user-supplied ratio, e.g., for a 3B parameters model partitioned in 1B parameters subgroups (i.e., every subgroup is 33% of the model), if the TwinFlow static GPU-resident optimizer-state ratio is set to 20%, no subgroup will be scheduled on the GPU; thereby leading to slow updates of all subgroups and GPU underutilization.

$$\begin{aligned}
 k * \left(\frac{S}{U_c} + \frac{S}{D_c} \right) &= \max \left\{ \begin{array}{l} \text{D2H transfers} \\ \text{H2D transfers} \end{array} \right\} + \frac{S}{U_g} \\
 &= \max \left\{ \begin{array}{l} \frac{3 * S}{B} \\ \frac{3 * S}{B} + \frac{k * S}{2 * B} \end{array} \right\} + \frac{S}{U_g} \\
 k &= \frac{\frac{3}{B} + \frac{1}{U_g}}{\frac{1}{U_c} + \frac{1}{D_c} - \frac{1}{2 * B}}
 \end{aligned} \tag{1}$$

4.3 Optimizer Update Scheduling Algorithm

Based on the design principles and performance model, the update process of *Deep Optimizer States* is shown in Algorithm 1. In a single update phase, each process invokes the `run_update` function using the optimizer subgroups $\langle S \rangle$, the optimal “GPU update stride” k , i.e., CPU to GPU update ratio derived from the performance model § 4.2, and the static GPU-resident subgroups $\langle R \rangle$ —configured by the user at runtime, similar to TwinFlow [37].

In Algorithm 1, we first check if the given subgroup i is a static GPU resident $\langle R \rangle$ or if it corresponds to the “update stride” k . Since

Algorithm 1: Optimizer update scheduling algorithm

Input : $\langle S \rangle$: Partitioned optimizer subgroups; k : CPU-to-GPU update ratio; $\langle R \rangle$: Static-GPU residents

Output: Update target (CPU/GPU) for each subgroup in S

```

1 Function run_update( $\langle S \rangle, k, \langle R \rangle$ ):
2    $fp32\_fp16\_conv = []$ 
3   for  $i \leftarrow S$  do
4     if  $i \in R$  or  $(i + 1) \% k == 0$  then
5        $gpu\_update(i)$ 
6        $async\_cpu\_downscale(fp32\_fp16\_conv)$ 
7       continue
8     else if  $i \notin R$  and  $i \% k == 0$  then
9        $//$  Previous subgroup was updated on GPU
10       $async\_flush\_out(prev\_on\_gpu(i))$ 
11       $async\_prefetch\_in(next\_on\_gpu(i))$ 
12       $cpu\_update(i)$ 
13       $fp32\_fp16\_conv.append(i)$ 
14 Function  $async\_flush\_out(x)$ :
15    $model_{16}^G[x] \leftarrow p\_tmp_{32}^G.half()$   $//$  D2D: parameter stream
16    $m_{32}^H[x] \leftarrow m\_tmp_{32}^G$   $//$  D2H: momentum stream
17    $v_{32}^H[x] \leftarrow v\_tmp_{32}^G$   $//$  D2H: variance stream
18    $p_{32}^H[x] \leftarrow p\_tmp_{32}^G$   $//$  D2H: parameter stream
19 Function  $async\_prefetch\_in(x)$ :
20    $m\_tmp_{32}^G \leftarrow m_{32}^H[x]$   $//$  H2D: momentum stream
21    $v\_tmp_{32}^G \leftarrow v_{32}^H[x]$   $//$  H2D: variance stream
22    $p\_tmp_{32}^G \leftarrow p_{32}^H[x]$   $//$  H2D: parameter stream

```

the subgroups are 0-indexed while the value of k is 1-indexed, we check if i needs to be updated on the GPU through $(i + 1) \% k == 0$. While subgroup i is being updated on the GPU, the CPU runs asynchronous downscaling of previous $k - 1$ subgroups that were updated on the CPU (Lines 4-7). If the previous subgroup was updated on the GPU, we launch asynchronous flush-out of the previous subgroup and prefetching of the next subgroup to be updated on the GPU (Lines 8-11). Finally, if the current subgroup was not processed on the GPU, we run the CPU update and enqueue it for future downscaling (Lines 11-12).

The asynchronous data movement on lines 9-10 of Algorithm 1 is detailed on lines 13-21. The GPU variables p_tmp , m_tmp , and v_tmp temporarily store the FP32 parameters p , momentum m , and variance v for computing a single subgroup's update on the GPU. Since the $async_flush_out$ and $async_prefetch_in$ operations are launched in parallel to exploit the full-duplex of PCIe, every D2H and H2D is done using a dedicated CUDA stream for transferring the p , m , and v to establish implicit stream dependency and ensure consistency of flushed-out and prefetched-in subgroups on GPU.

4.4 Deep Optimizer States Implementation

We implement *Deep Optimizer States* as an open-source¹ middleware for the DeepSpeed ZeRO-3 stage engine. For software packaging, *Deep Optimizer States* is meticulously engineered and optimized as a Python module that can be enabled and configured through a single JSON entry in the configuration file given to the training

runtime. While *Deep Optimizer States* is designed for Megatron-LM [33] using DeepSpeed's ZeRO-3 engine (partition model parameters, optimizer, and gradients across data-parallel ranks) approach which uses subgroup-based optimizer sharding, it can be easily extended to other combinations of hybrid parallelization setups, i.e., data-, pipeline-, tensor-parallelism, and ZeRO stages: ZeRO-1 (only partition the optimizer state across data-parallel ranks), ZeRO-2 (partition the optimizer and gradients across data-parallel ranks), by leveraging the embarrassingly parallel runtime of the optimizer updates. We note that our architecture is generic and can be applied with or without DeepSpeed beyond transformer-based language model architectures, e.g., in large vision models, or domain-specific models such as DeepSpeed4Science. We orchestrate the asynchronous data movement through a modular extension written in C++ and CUDA to enable high-performance transfers and mitigate the limitations of the Python Global Interpreter Lock (GIL). The proposed middleware emphasizes optimizations using dedicated CUDA streams and threads for transfers and asynchronous operations (e.g., downscaling), small pinned buffers for on-the-fly precision conversion which allow for faster DMA transfers, and carefully designed hooks embedded into the training runtime to capture the different phases of training and manage the lifecycle (garbage collection) of tensors across both GPU and the host memory.

5 Performance Evaluation

5.1 Experimental Setup

We conduct our experiments on ALCF's JLSE testbed consisting of 4xH100 GPUs with 80 GB HBM3 each (aggregated GPU memory of 320 GB), 2x Intel Xeon Platinum 8468 processors with 48 CPUs each (total 96 cores, 192 threads), and 2x Gen4 NVMe of 1.5 TB each. The 512 GB DDR5 RAM is split across 2 NUMA domains, and shared by consecutive GPU IDs, i.e., GPU0 and GPU1 are mapped to NUMA0, and GPU2 and GPU3 are mapped to NUMA1. The GPUs are inter-connected through NVLinks, providing 133 GB/s unidirectional D2D transfer throughput; and every GPU is independently connected to the host with PCIe Gen 5 interface, providing ~55 GB/s unidirectional D2H and H2D throughput for pinned host memory. For pageable host memory, the peak unidirectional D2H and H2D throughput are 16 GB/s and 9 GB/s, respectively.

5.2 Compared Approaches

DeepSpeed ZeRO-3. This represents the state-of-the-art technique developed by Microsoft for efficiently training LLMs on GPU-memory-constrained systems. The forward and backward passes of this approach are illustrated in Figure 6 (top), and the update phase can be illustrated using Figure 5 (top) with the exception of all subgroups statically residing on the host memory.

DeepSpeed TwinFlow. This approach is representative of the state-of-the-art hybrid optimizer offloading solution, wherein the optimizer is statically partitioned between host and GPU memory based on the "user-supplied ratio". The update phase of this approach is illustrated in Figure 5 (top).

Deep Optimizer States. This represents our proposed approach and is highlighted in Figure 5 (bottom), which uses the design principles and algorithm described in Section 4.

¹<https://github.com/DataStates/artifacts/tree/main/deep-optimizer-states>

Table 2: Configuration of models used for evaluations derived from LLaMA2 [36] (7B,13B), Megatron-LM [33] (8.3B), GPT-10B [28], GPT-Neox [2] (20B). The sizes are computed based on ZeRO-Infinity [29].

Model Size	7B	8.3B	10B	13B	20B
Number of layers	32	72	50	40	48
Hidden dimensions	4096	3072	4096	5120	6144
Attention heads	32	24	32	40	64
FP16 model size (GB)	24	30	37	46	73
FP32 optimizer (GB)	96	121	150	188	294

5.3 Methodology and Performance Metrics

Models and Datasets. The model architectures of the models used in our evaluations, which are based on widely used real-world LLM training, are summarized in Table 2. The sizes include the size of FP16 and FP32 gradients model and optimizer states, based on Zero-Infinity (§ 3) [29]. We restrict our evaluations to 20B parameters models as the next smallest model, LLaMA-33B [36], has a larger optimizer state than the DRAM (512 GB) capacity of our testbed.

For our evaluations, we use a subset of the OSCAR-en dataset consisting of 79K records, included in the repository of the Bloom model [40], and use the default LLaMA2 [36] tokenizer for pre-processing the dataset into tokens. Similar to OPT training [46], we use the default sequence length of 2048 for all configurations and set the micro-batch size to 1 to avoid OOM errors in any configuration.

Runtime Configurations. As described in § 2, ZeRO-3 partitions the model layers across available GPUs in hybrid tensor and data-parallel form. Therefore, we do not use explicit pipeline (unsupported with ZeRO-3) or tensor parallelism. The data-parallel degree is set to 4, which is the maximum number of GPUs in a single node. Unless otherwise noted, for all experiments, we use a subgroup size of 100M trainable parameters per subgroup. Although the subgroup sizes do not impact the iteration duration, as observed in Figure 2 or the performance model (§ 4.2), as opposed to DeepSpeed’s default 1B subgroup size, we choose a smaller subgroup for better static partitioning of optimizer between GPU and CPU with TwinFlow (as detailed in § 4.2). Given the limited GPU memory setup targetted in this paper, similar to Turing-NLG 17.2B, GPT-3 175B, BLOOM-176B [29, 40], for all experiments, we used activation checkpointing for reducing the GPU memory utilization at the expense of 33% additional recomputations during the backward pass. Even if all activations could be saved on the GPU without running OOM, the backward phase would require 33% less recomputations for all approaches, and we would observe speedup due to overlapping transfers (Figure 6). Furthermore, since the activations (or activation checkpointing) are released in the backward phase, they do not impact the update phase and therefore result in the same speedup in the update phase in *Deep Optimizer States* compared to other approaches.

Throughout our evaluations, we consider that the collective GPU memory is adequate to store the following: (1) FP16 model parameters; (2) activations or activation checkpoints generated by the forward pass; (3) FP16 gradients generated during the backward pass; and (4) at least one FP32 optimizer-state subgroup. Note that a small-sized subgroup consisting of 100M parameters would produce

the optimizer state of $3 \times \text{sizeof}(\text{FP32}) \times 100\text{M} \approx 1.2 \text{ GB}$, which can be feasibly obtained by freeing up the activations and FP16 gradients. Based on our performance model (§ 4.2), and update and transfer throughputs listed in Table 1 for our testbed (§ 5.1), the optimal dynamic “update stride” $k = 2$, i.e., every alternate subgroup should be updated on the GPU.

Key Performance Metrics. We use the following metrics for evaluating the aforementioned approaches: (1) the time for computing the forward, backward, and update phases of a single training iteration for various model sizes; (2) update throughput (expressed as billions of parameters updated per second) or the time to update the models of different sizes; and (3) end-to-end training time and TFLOPs achieved by different models. We evaluate these metrics in different scenarios: (a) when the optimizer state is completely offloaded to the CPU memory – this is representative of scenarios with constrained GPU memory; (b) when the GPU memory is large enough to partially accommodate a fraction of the optimizer state, similar to TwinFlow; (c) when a variable number of CPUs cores are available per GPU to study how the increasing CPU cores impact our proposed approach; and (d) when micro-batch sizes are varied.

5.4 Experimental Results

Optimizer States Completely Offloaded to the CPU Memory. In our first set of experiments, we evaluate the per iteration time breakdown between forward, backward, and update phases for all the compared approaches when the entire optimizer state resides on the CPU memory for different model sizes listed in Table 2. This evaluation studies increasingly large models trained on GPU memory-constrained systems. We run the training for 10 iterations, from which the first 2 iterations are considered warmup and the timings report are the average times observed in 8 iterations. This metric is important because although the subgroups are nearly equally partitioned across all GPU resources, for each subgroup, the backward and update phases invoke blocking allreduce communication collectives (refer [29] for details), because of which the slowest process in the group dictates the iteration time.

As observed in Figure 7, the iteration time for larger models with the default DeepSpeed CPU optimizer approach grows linearly in proportion to the model size. The 8.3B parameters model shows higher execution time than the 10B parameters model particularly because of a large number of layers (72) with smaller hidden dimensions (3072) as compared to the other models which consist of at least 4096 hidden dimensions. However, for all model sizes, our proposed *Deep Optimizer States* shows at least 2× and up to 2.5× faster iteration times than DeepSpeed’s ZeRO-3 approach. When we analyze the speedup obtained with the 20B parameters model with our approach, we observe that asynchronous transfers during the backward pass constitute 1.9× of the speedup, and the update phase further accelerated the iteration by 60%, resulting in 2.5× total speedup.

Next, we analyze the optimizer update step for different model sizes by evaluating the update throughput, which is measured as the total number of optimizer parameters updated per second. As shown in Figure 8, the update throughput of *Deep Optimizer States* is 70% higher than that of ZeRO-3 on average. This is because of efficient overlapping of 50% the GPU-based updates using our dynamic




Figure 7: Average iteration time breakdown for different model sizes.




Figure 8: Update throughput for different models.




Figure 9: End-to-end runtime for different model sizes.

offloading middleware. While the update time for increasing model sizes grows proportional to the number of parameters, since the update throughput is a measure of billions of parameters updated per second, Figure 8 shows a near uniform update throughput for different model sizes.

In the next experiment, we evaluate the end-to-end training time for different model sizes when running for 100 iterations to study the impact of asynchronous optimizer movement on subsequent iteration. Specifically, as shown in Figure 5 (bottom), we study if the overlapping D2H and H2D transfers that spill over the next iteration (marked by a vertical dotted blue line) cause gradual I/O stalls due to limited PCIe and/or host memory read/write throughputs. Figure 9 shows that the proposed *Deep Optimizer States* approach achieves nearly the same **2.5× speedup in the end-to-end runtime** as observed in per-iteration runtime (Figure 7 for different model sizes), thereby confirming that the overlapping optimizer state movements do not impact the subsequent iterations. Another observation we make from Figure 9 is that running 3× larger models (20B) with *Deep Optimizer States* takes the same time as the 7B parameters model running on state-of-the-art runtimes.

Fraction of Optimizer States Statically Resident on the GPU Memory. In the next series of evaluations, we consider the case when a subset of the optimizer subgroups is statically pinned to the GPU memory. This study shows performance of different approaches when the updates are not completely dependent on slow CPU computations. We use the 20B parameters model as the representative model for subsequent experiments because the longer runtime allows us to better analyze the performance characteristics.

We evaluate the time for the update phase of the 20B parameters model at varying fractions of optimizer states statically residing on the GPU. Figure 10 shows how the time taken by the update phase decreases with increasing percentage of optimizers statically pinned to the GPU memory. This is because larger proportions of optimizer states residing on the GPU memory lead to faster update computations on the GPU and fewer H2D transfers of the CPU-updated parameters. Irrespective of the proportion of optimizer state on the GPU, we observe at least 1.7× faster updates with *Deep Optimizer States* as compared to TwinFlow; thereby showing relevance for efficient training on future GPUs capable of hosting larger proportions of the optimizer state on the GPU memory.

Next, we characterize the performance of a single iteration for the 20B parameters model for varying proportions of optimizer states

statically resident on the GPU. Figure 11 shows that our approach achieves ~2× faster iterations compared to the TwinFlow approach even when the GPU holds as much as 50% of the optimizer states. An interesting observation from Figure 11 is that *Deep Optimizer States* performs 40% faster iterations (3s) at 0% GPU-offloading as compared to the TwinFlow’s 50% GPU-offloading (4.3s). This means that *Deep Optimizer States* provides **40% faster iterations at 45% (~35 GB per GPU) lower GPU memory utilization compared to the state-of-the-art TwinFlow approach**.

Lastly, we evaluate increasing model sizes for a fixed TwinFlow static GPU update ratio of 20%. We select 20% as a representative GPU-offloading ratio because larger ratios would lead to OOM when running on GPUs with 40 GB HBM, which are typically used in small to medium-scale LLM training, e.g., A100 40 GB GPUs. Compared to the case when the entire optimizer is updated on the CPU with ZeRO-3 (Figure 7), statically storing 20% subgroups on the GPU leads to 20% faster updates as seen in TwinFlow approach in Figure 12. For all model sizes, we observe that our *Deep Optimizer States* approach outperforms TwinFlow by 1.7-2.3×.

Increasing Microbatch Sizes. In the next set of experiments, we evaluate the performance of the 20B parameters model for an increasing microbatch size. To accommodate the largest microbatch on the GPU, the optimizer state resides fully on the host memory during this experiment. We record the total iteration time and the computational throughput achieved (reported as TFLOPs) for an increasing microbatch size per GPU. As shown in Figure 13, the average iteration time increases linearly in proportion to the growing microbatch size until microbatch of 8 samples, after which, it triggers an OOM error. Although the number of samples increases by 2× for every x-tick, the iteration time does not grow linearly, leading to higher TFLOPs (reported by the minor y-axis). We observe that the proposed *Deep Optimizer States* outperforms DeepSpeed’s ZeRO-3 by 1.6–2.5× and scales with increasing microbatch sizes.

Scaling the CPU Cores per GPU. We next measure the impact of varying the number of CPU cores available per GPU, which allows us to study different configurations, e.g., ALCF Polaris contains 4×A100 GPUs and 64 CPUs in a single node, AWS p3dn.24xlarge contains 8× V100 GPUs and 96 vCPUs. Similar to previous experiments, we consider the optimizer state fully offloaded to the CPU for the 20B parameters model and focus on the performance of a single iteration. As observed in Figure 14, for lower CPU to GPU ratio, we observe up to 3× faster iteration with *Deep Optimizer States* as




Figure 10: Update time for different TwinFlow ratios for 20B parameters model.




Figure 11: Avg. iteration breakdown for varying TwinFlow ratios, 20B parameters model.




Figure 12: TwinFlow ratio=20% for different model sizes.




Figure 13: Impact of increasing micro-batch size for the 20B parameters model.




Figure 14: Varying CPU to GPU ratio for the 20B parameters model.




Figure 15: PCIe link and GPU core utilization for 20B parameters model during update.

compared to ZeRO-3 because fewer CPUs are available to compute the updates on the CPU and GPU-based updating would result in faster updates. As the CPUs to GPU ratio increases, we observe that the average iteration time of both the ZeRO-3 approach and *Deep Optimizer States* decreases and the achieved TFLOPs increase, and after a point it becomes nearly uniform. This uniform performance with increasing CPU to GPU ratio suggests that once an optimal compute and PCIe overlapping is achieved between the CPU and the GPU, the performance cannot scale any further because of contention (CPU reading/writing updated optimizer states, and concurrent D2H and H2D transfers) on the host memory; thereby making the optimizer update phase dependent on the host memory and PCIe bandwidth.

CPU, GPU, and PCIe Utilization. Using the Nvidia Management Library (NVML) [25], we perform an ablation study of the compute (GPU, CPU) and transfer (PCIe) resources for the 20B parameters model for varying fractions of updates scheduled on the GPU for a single iteration's update phase. This study highlights how efficiently various node-local resources are utilized to achieve faster updates for offloaded optimizers. Figure 15 shows the GPU and CPU utilization (on the major y-axis) for different fractions of optimizer updates scheduled on the GPU. The case where 0% of the updates are dynamically scheduled on the GPU is representative of the default DeepSpeed ZeRO-3 approach, which leads to lower CPU utilization (~70%) because of blocking H2D transfer of parameters updated on the CPU. Furthermore, the TFLOPs achieved (shown in a yellow box) is ~30 because of negligible GPU and PCIe utilization of 8% and 2% respectively. Since the GPU and PCIe utilization metrics were captured using NVML, it reports active GPU utilization

even when no kernels are running and only D2D, H2D, or D2H transfers are in progress. This is because the GPU's copy-engines are actively employed during transfers, and therefore the GPU is not completely idle during transfers. Next, for our proposed approach, when 50% of the updates are scheduled on the GPU, we observe near-peak GPU utilization of 100%, and the PCIe links perform D2H and H2D transfers at nearly 40% of peak unidirectional throughput (~55 GB/s). However, the CPU utilization for the case of 50% GPU-scheduled updates goes down to 60% because of DRAM memory contention between CPU-scheduled updates and concurrent PCIe transfers. Nonetheless, even with slightly lower CPU utilization, our approach achieves 75 TFLOPs, which is ~2.5× faster than the DeepSpeed ZeRO-3 approach. Similarly, when only 33% and 25% of the optimizer states are updated on the GPU, our approach significantly outperforms the DeepSpeed ZeRO-3 approach. Although for the case of 33% and 25% updates scheduled on the GPU, we observe higher CPU utilization compared to the case when 50% of the updates are scheduled on the GPU, the lower GPU utilization and PCIe transfer results in lower TFLOPs achieved (71 instead of 75), thereby demonstrating that the dynamic optimizer offload problem requires co-optimization of several compute and transfer resources using our proposed performance model (§ 4.2).

Verifying the Correctness of Our Performance Model. We ran several experiments to demonstrate the correctness of our proposed performance model (§ 4.2). Figure 16 illustrates the update throughput (in billions of parameters updated per second) for different model sizes and different proportions of updates scheduled on the GPU. For all model sizes, offloading 50% of the updates on




Figure 16: Varying percentages of updates scheduled on the GPU for different model sizes.

the GPU proves to be an optimal choice. Although we observe near-similar update throughput for the 50% and 33% GPU-scheduled updates for the 10B parameters model, the actual update times observed differ by a few seconds which are not significant enough to show a change in the *model_size* to *update_time* ratio but can lead to significant slowdown when accumulated across thousands of iterations, demonstrating the effectiveness of *Deep Optimizer States*'s performance model. We run similar experiments on a different machine (4×V100 32 GB GPUs, 88 Intel Xeon Gold 6152 cores, and 192 GB host memory) to check that our performance model is platform-independent. Specifically, for the 7B parameters LLM, we identify the optimal “update stride” (k) using Equation 1. We note the GPU-host transfers (B) peaked 3 Billion P/s; GPU (U_g) and CPU (U_c) update throughputs at 35 Billion P/s and 2 Billion P/s, respectively; and FP32→FP16 conversion (D_c) on host at 8.7 Billion P/s. Using these values in Equation 1 results in $k = 2$, i.e., every alternate subgroup update should be scheduled on the GPU. Experiments with variable k resulted in update throughputs of 1.67 Billion P/s for $k = 3$, 1.62 Billion P/s for $k = 4$, and 1.28 Billion P/s for $k = 5$, confirming $k = 2$ is optimal.

Scaling Data-parallelism Degrees. In our last set of experiments, we measure the weak scaling performance, i.e., the number of microbatches per GPU remains constant, for an increasing data-parallelism (DP) degree for different model sizes considering that the entire optimizer state is offloaded to the CPU. Figure 17 depicts the speedup of *Deep Optimizer States* as compared to DeepSpeed ZeRO-3 for different model sizes. We observe that for lower data-parallel degrees, *Deep Optimizer States* obtains up to 4.4× faster iterations compared to ZeRO-3. As the DP increases, we observe lower speed because (a) increasing DP with weak scaling leads to more training samples processed per iteration; and (b) higher data parallelism leads to model layers sharded across more number of GPUs, which require expensive all-gather operations during the forward and backward passes. As a result of both (a) and (b), the longer forward and backward passes diminish the obtained speedup because of faster backward pass and update phases in *Deep Optimizer States*. Nonetheless, we observe that the iteration speedup is not directly proportional to the degree of data parallelism, and even for higher degrees of data parallelism, *Deep Optimizer States* shows up to 2.5× faster iterations demonstrating its efficiency at scale.




Figure 17: Weak scaling of data-parallelism for different model sizes.

6 Conclusion and Future work

In this work, we address the problem of slow optimizer updates in LLMs when the large optimizer state is offloaded to the host memory due to limited GPU memory. To mitigate the slow CPU updates for offloaded optimizers, state-of-the-art LLM training frameworks allow partial offloading of optimizer states, resulting in a fraction of the optimizer statically residing on the GPU and the remainder on the CPU. Although this speeds up update performance for the GPU-resident optimizer states, the CPU-based partition slows down the update phase due to limited processing throughput, thereby slowing down the training iteration. To this end, we propose *Deep Optimizer States*, which leverages the difference in GPU memory and PCIe link utilization during various training phases and performs dynamic scheduling of optimizer updates across both CPU and GPU, resulting in up to 2.5× faster iterations compared to state-of-the-art solutions.

Next-generation systems such as Grace Hopper systems feature high-bandwidth (200 GB/s) chip-to-chip (C2C) interconnect between the CPU and GPU memory, allowing for even faster transfers and computations on the GPU, thereby demonstrating an urgent need for adopting such dynamic interleaved offloading of optimizer states to accelerate training. In the future, we plan to extend and evaluate *Deep Optimizer States* in multi-node setups for different accelerators and NVMe offloaded optimizer states to speed up the training for even larger models.

Acknowledgements

We thank the anonymous reviewers and our shepherd Davide Frey for their constructive feedback to improve this paper. This work is supported in part by the U.S. Department of Energy (DOE), Office of Advanced Scientific Computing Research (ASCR) under contract DEAC02-06CH11357/0F-60169 and the National Science Foundation (NSF) under award no. 2411386/2411387, 2106635. Results presented in this paper are obtained using Argonne’s ALCF HPC systems, NSF Cloudlab and Chameleon testbed, and Joint Laboratory for System Evaluation (JLSE) at Argonne National Laboratory.

References

- [1] Moiz Arif, Kevin Assogba, and M. Mustafa Rafique. Canary: Fault-tolerant faas for stateful time-sensitive applications. In *SC22: International Conference for High Performance Computing, Networking, Storage and Analysis*, pages 1–16, Dallas, TX, USA, 2022. IEEE.
- [2] Sid Black, Stella Biderman, Eric Hallahan, Quentin Anthony, Leo Gao, Laurence Golding, Horace He, Connor Leahy, Kyle McDonell, Jason Phang, et al.

- Gpt-neox-20b: An open-source autoregressive language model. *arXiv preprint arXiv:2204.06745*, 2022.
- [3] Xiaoming Chen, Danny Z Chen, and Xiaobo Sharon Hu. modnn: Memory optimal dnn training on gpus. In *2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, pages 13–18. IEEE, 2018.
 - [4] Jiao Dong, Hao Zhang, Lianmin Zheng, Jun Gong, Jules S. Damji, and Phi Nguyen. Training 175b parameter language models at 1000 gpu scale with alpa and ray. <https://www.anyscale.com/blog/training-175b-parameter-language-models-at-1000-gpu-scale-with-alpa-and-ray>, 2023.
 - [5] John Duchi, Elad Hazan, and Yoram Singer. Adaptive subgradient methods for online learning and stochastic optimization. *Journal of machine learning research*, 12(7), 2011.
 - [6] Shiqing Fan, Yi Rong, Chen Meng, Zongyan Cao, Siyu Wang, Zhen Zheng, Chuan Wu, Guoping Long, Jun Yang, Lixue Xia, et al. Dapple: A pipelined data parallel approach for training large models. In *Proc. of the SIGPLAN Symposium on Principles and Practice of Parallel Programming*, pages 431–445, 2021.
 - [7] William Fedus, Barret Zoph, and Noam Shazeer. Switch transformers: scaling to trillion parameter models with simple and efficient sparsity. *Journal of Machine Learning Research*, 23(1), jan 2022.
 - [8] Alex Graves. Generating sequences with recurrent neural networks, 2014.
 - [9] Lei Guan, Wotao Yin, Dongsheng Li, and Xicheng Lu. Xpipe: Efficient pipeline model parallelism for multi-gpu dnn training, 2020.
 - [10] Mark Hildebrand, Jawad Khan, Sanjeev Trika, Jason Lowe-Power, and Venkatesh Akella. Autotm: Automatic tensor movement in heterogeneous memory systems using integer linear programming. In *Proc. of the International Conference on Architectural Support for Programming Languages and Operating Systems*, 2020.
 - [11] Yanping Huang, Youlong Cheng, Ankur Bapna, Orhan Firat, Dehao Chen, Mia Chen, HyoukJoong Lee, Jiquan Ngiam, Quoc V Le, Yonghui Wu, et al. Gpipe: Efficient training of giant neural networks using pipeline parallelism. *Advances in neural information processing systems*, 32, 2019.
 - [12] HuggingFace. Nanotron: Minimalistic large language model 3d-parallelism training. <https://github.com/huggingface/nanotron>.
 - [13] Xianyan Jia, Le Jiang, Ang Wang, Wencong Xiao, Ziji Shi, Jie Zhang, Xinyuan Li, Langshi Chen, Yong Li, Zhen Zheng, et al. Whale: Efficient giant model training over heterogeneous {GPUs}. In *2022 USENIX Annual Technical Conference (USENIX ATC 22)*, pages 673–688, 2022.
 - [14] Diederik P Kingma and Jimmy Ba. Adam: A method for stochastic optimization. *arXiv preprint arXiv:1412.6980*, 2014.
 - [15] Shen Li, Yanli Zhao, Rohan Varma, Omkar Salpekar, Pieter Noordhuis, Teng Li, Adam Paszke, Jeff Smith, Brian Vaughan, Pritam Damania, et al. Pytorch distributed: Experiences on accelerating data parallel training. *arXiv preprint arXiv:2006.15704*, 2020.
 - [16] Zhenxing Li, Qiang Cao, Yajie Chen, and Wenrui Yan. Cotrain: Efficient scheduling for large-model training upon gpu and cpu in parallel. In *Proceedings of the 52nd International Conference on Parallel Processing*, pages 92–101, 2023.
 - [17] Junyang Lin, An Yang, Jinze Bai, Chang Zhou, Le Jiang, Xianyan Jia, Ang Wang, Jie Zhang, Yong Li, Wei Lin, et al. M6-10t: A sharing-delinking paradigm for efficient multi-trillion parameter pretraining, 2021.
 - [18] Avinash Maurya, Bogdan Nicolae, M. Mustafa Rafique, Thierry Tonellot, and Franck Cappello. Towards Efficient I/O Scheduling for Collaborative Multi-Level Checkpointing. In *2021 29th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS)*, 2021.
 - [19] Avinash Maurya, Mustafa Rafique, Thierry Tonellot, Hussain AlSalem, Franck Cappello, and Bogdan Nicolae. Gpu-enabled asynchronous multi-level checkpoint caching and prefetching. In *HPDC'23: The 32nd International Symposium on High-Performance Parallel and Distributed Computing*, Orlando, USA, 2023.
 - [20] Avinash Maurya, Robert Underwood, M. Mustafa Rafique, Franck Cappello, and Bogdan Nicolae. DataStates-LLM: Lazy Asynchronous Checkpointing for Large Language Models. In *Proc. of the International Symposium on High-Performance Parallel and Distributed Computing*, HPDC'24, 2024.
 - [21] Avinash Maurya, Jue Ye, M. Mustafa Rafique, Franck Cappello, and Bogdan Nicolae. Breaking the memory wall: A study of i/o patterns and gpu memory utilization for hybrid cpu-gpu offloaded optimizers. In *FlexScience'24: Workshop on AI & Scientific Computing at Scale using Flexible Comp. Infrastructures*, 2024.
 - [22] Paulius Micikevicius, Sharan Narang, Jonah Alben, Gregory Diamos, Erich Elsen, David Garcia, Boris Ginsburg, Michael Houston, Oleksii Kuchaiev, Ganes Venkatesh, and Hao Wu. Mixed precision training, 2018.
 - [23] Deepak Narayanan, Aaron Harlap, Amar Phanishayee, Vivek Seshadri, Nikhil R Devanur, Gregory R Ganger, Phillip B Gibbons, and Matei Zaharia. Pipedream: generalized pipeline parallelism for dnn training. In *Proceedings of the 27th ACM symposium on operating systems principles*, pages 1–15, 2019.
 - [24] Bogdan Nicolae, Jiali Li, Justin Wozniak, George Bosilca, Matthieu Dorier, and Franck Cappello. Deepfreeze: Towards scalable asynchronous checkpointing of deep learning models. In *CGrid'20: 20th IEEE/ACM International Symposium on Cluster, Cloud and Internet Computing*, Melbourne, Australia, 2020.
 - [25] Nvidia. NVIDIA Management Library (NVML). <https://developer.nvidia.com/management-library-nvml>.
 - [26] Xuan Peng, Xuanhua Shi, Hulin Dai, Hai Jin, Weiliang Ma, Qian Xiong, Fan Yang, and Xuehai Qian. Capuchin: Tensor-based gpu memory management for deep learning. In *The 25th International Conference on Architectural Support for Programming Languages and Operating Systems*, pages 891–905, 2020.
 - [27] Pytorch. Gradients accumulation-pytorch. <https://gist.github.com/thomwolf/ac7a7da6b1888c2eeac8ac8b9b05d3d3>, 2019.
 - [28] Samyam Rajbhandari, Jeff Rasley, Olatunji Ruwase, and Yuxiong He. Zero: Memory optimizations toward training trillion parameter models. In *SC20: International Conference for High Performance Computing, Networking, Storage and Analysis*, pages 1–16. IEEE, 2020.
 - [29] Samyam Rajbhandari, Olatunji Ruwase, Jeff Rasley, Shaden Smith, and Yuxiong He. Zero-infinity: breaking the gpu memory wall for extreme scale deep learning. In *SC'21: The 2021 International Conference for High Performance Computing, Networking, Storage and Analysis*, St. Louis, USA, 2021.
 - [30] Jeff Rasley, Samyam Rajbhandari, Olatunji Ruwase, and Yuxiong He. Deepspeed: System optimizations enable training deep learning models with over 100 billion parameters. In *Proceedings of the 26th ACM SIGKDD International Conference on Knowledge Discovery & Data Mining*, pages 3505–3506, 2020.
 - [31] Jie Ren, Samyam Rajbhandari, Reza Yazdani Aminabadi, Olatunji Ruwase, Shuangyan Yang, Minjia Zhang, Dong Li, and Yuxiong He. {Zero-offload}: Democratizing {billion-scale} model training. In *2021 USENIX Annual Technical Conference (USENIX ATC 21)*, pages 551–564, 2021.
 - [32] Alexander Sergeev and Mike Del Balso. Horovod: fast and easy distributed deep learning in tensorflow. *arXiv preprint arXiv:1802.05799*, 2018.
 - [33] Mohammad Shoeybi, Mostofa Patwary, Raul Puri, Patrick LeGresley, Jared Casper, and Bryan Catanzaro. Megatron-lm: Training multi-billion parameter language models using model parallelism. *arXiv preprint arXiv:1909.08053*, 2019.
 - [34] Shaden Smith, Mostofa Patwary, Brandon Norick, Patrick LeGresley, Samyam Rajbhandari, Jared Casper, Zhun Liu, Shriram Prabhunoye, George Zerveas, Vijay Korthikanti, Elton Zhang, Rewon Child, Reza Yazdani Aminabadi, Julie Bernauer, Xia Song, Mohammad Shoeybi, Yuxiong He, Michael Houston, Saurabh Tiwary, and Bryan Catanzaro. Using deepspeed and megatron to train megatron-turing nl-g 530b, a large-scale generative language model, 2022.
 - [35] Shuaiwen Leon Song, Bonnie Krufft, Minjia Zhang, Conglong Li, Shiyang Chen, et al. DeepSpeed4Science Initiative: Enabling Large-Scale Scientific Discovery through Sophisticated AI System Technologies, 2023.
 - [36] Hugo Touvron, Louis Martin, Kevin Stone, Peter Albert, Amjad Almahairi, et al. Llama 2: Open Foundation and Fine-Tuned Chat Models, 2023.
 - [37] Guanhua Wang, Masahiro Tanaka, Xiaoxia Wu, Lok Chand Koppaka, Samyam Rajbhandari, Olatunji Ruwase, and Yuxiong He. Deepspeed zero-offload++: 6x higher training throughput via collaborative cpu/gpu twin-flow, 2023.
 - [38] Linnan Wang, Jinmian Ye, Yiyang Zhao, Wei Wu, Ang Li, Shuaiwen Leon Song, Zenglin Xu, and Tim Kraska. Superneurons: Dynamic gpu memory management for training deep neural networks. In *Proc. of the ACM SIGPLAN symposium on principles and practice of parallel programming*, 2018.
 - [39] HPC Wire. Training of 1-trillion parameter ai begins. <https://www.hpcwire.com/2023/11/13/training-of-1-trillion-parameter-scientific-ai-begins/>, 2023.
 - [40] BigScience Workshop. BLOOM: A 176B-Parameter Open-Access Multilingual Language Model, 2023.
 - [41] Yuchen Xia, Jiho Kim, Yuhang Chen, Haojie Ye, Souvik Kundu, Nishil Talati, et al. Understanding the performance and estimating the cost of llm fine-tuning. *arXiv preprint arXiv:2408.04693*, 2024.
 - [42] P. Xu, X. Zhu, and D. A. Clifton. Multimodal learning with transformers: A survey. *IEEE Transactions on Pattern Analysis & Machine Intelligence*, 45(10), 2023.
 - [43] Yang You, Jing Li, Sashank Reddi, Jonathan Hseu, Sanjiv Kumar, Srinadh Bhojanapalli, Xiaodan Song, James Demmel, Kurt Keutzer, and Cho-Jui Hsieh. Large batch optimization for deep learning: Training bert in 76 minutes. *arXiv preprint arXiv:1904.00962*, 2019.
 - [44] Aohan Zeng, Xiao Liu, Zhengxiao Du, Zihan Wang, Hanyu Lai, Ming Ding, Zhuoyi Yang, Yifan Xu, Wendi Zheng, Xiao Xia, et al. Glm-130b: An open bilingual pre-trained model. *arXiv preprint arXiv:2210.02414*, 2022.
 - [45] Fanlong Zeng, Wensheng Gan, Yongheng Wang, and S Yu Philip. Distributed training of large language models. In *2023 IEEE 29th International Conference on Parallel and Distributed Systems (ICPADS)*, pages 840–847. IEEE, 2023.
 - [46] Susan Zhang, Stephen Roller, Naman Goyal, Mikel Artetxe, Moya Chen, Shuohui Chen, Christopher Dewan, Mona Diab, Xian Li, Xi Victoria Lin, et al. Opt: Open pre-trained transformer language models. *arXiv preprint arXiv:2205.01068*, 2022.
 - [47] Wayne Xin Zhao, Kun Zhou, Junyi Li, Tianyi Tang, XiaoLei Wang, Yupeng Hou, Yingqian Min, Beichen Zhang, Junjie Zhang, Zican Dong, et al. A survey of large language models. *arXiv preprint arXiv:2303.18223*, 2023.
 - [48] Feiwen Zhu, Arkadiusz Nowaczynski, Rundong Li, Jie Xin, Yifei Song, Michal Marcinkiewicz, Sukru Burc Eryilmaz, Jun Yang, and Michael Andersch. Scalefold: Reducing alphafold initial training time to 10 hours, 2024.