Uncoded Storage Coded Transmission Elastic Computing with Straggler Tolerance in Heterogeneous Systems

Xi Zhong¹, Jörg Kliewer² and Mingyue Ji¹

¹Department of Electrical and Computer Engineering, University of Utah, Salt Lake City, UT, USA

Email: {xi.zhong, mingyue.ji}@utah.edu

²Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA

Email: jkliewer@njit.edu

Abstract-In 2018, Yang et al. introduced a novel and effective approach, using maximum distance separable (MDS) codes, to mitigate the impact of elasticity in cloud computing systems. This approach is referred to as coded elastic computing. Some limitations of this approach include that it assumes all virtual machines have the same computing speeds and storage capacities, and it cannot tolerate stragglers for matrix-matrix multiplications. In order to resolve these limitations, in this paper, we introduce a new combinatorial optimization framework, named uncoded storage coded transmission elastic computing (USCTEC), for heterogeneous speeds and storage constraints, aiming to minimize the expected computation time for matrixmatrix multiplications, under the consideration of straggler tolerance. Within this framework, we propose optimal solutions with straggler tolerance under relaxed storage constraints. Moreover, we propose a heuristic algorithm that considers heterogeneous storage constraints. Our results demonstrate that the proposed algorithm outperforms baseline solutions utilizing cyclic storage placements, in terms of both expected computation time and storage size.

I. INTRODUCTION

Elasticity allows virtual machines in a cloud system to be preempted or become available during computing rounds, leading to computation failure or increased computation time. In [1], the authors proposed a cyclic computation assignment that utilizes maximum distance separable (MDS) coded storage for homogeneous systems, where all machines have the same computation speed and storage capacity. For MDS coded storage elastic computing, the authors in [2] introduced a combinatorial optimization approach aimed at minimizing the overall computation time for systems with heterogeneous computing speeds and storage constraints. They proposed an optimal solution using a low-complexity iterative algorithm, called the filling algorithm. Subsequently, in [3], the authors extended the filling algorithm to address scenarios with both elasticity and stragglers. In [4], the authors introduced two hierarchical schemes designed to speed up computing and tolerate stragglers, by allowing fewer machines to select their first computation tasks and more machines to select their last computation tasks. In [5], a new metric named transition waste was introduced, which quantifies unnecessary changes in computation tasks caused by elasticity. To mitigate this,

the authors constructed several computation assignments that achieve zero transition waste, when the number of available machines varies within a fixed range.

Despite the advantages of MDS coded storage elastic computing, it is limited to certain types of computations, such as linear computations. To overcome this limitation, the authors in [6] introduced uncoded storage uncoded transmission elastic computing for heterogeneous systems. They formulated a combinatorial optimization problem and derived optimal solutions with the goal of minimizing the overall computation time for a given storage placement.

Most of the existing works in elastic computing, including [1]–[3], [5], [6], primarily focus on matrix-vector multiplications and utilize uncoded transmission during the communication phase. In [7], the authors proposed a coded storage coded transmission elastic computing scheme for matrix-matrix multiplications. However, this scheme cannot tolerate stragglers, as the MDS coded storage placement and transmission fix the number of machines contributing to the decoding process.

In this paper, we introduce the uncoded storage coded transmission elastic computing (USCTEC) for systems with heterogeneous computation speeds and storage constraints. We formulate a new optimization framework aimed at minimizing the expected computation time over a random distribution of computation speeds, using Lagrange codes, introduced in [8], to design coded transmission and computation. Next, we design optimal USCTEC schemes with straggler tolerance, given any computation speed and no storage constraints. In this design, each machine stores a fraction of dataset. Furthermore, we propose a heuristic algorithm that considers storage constraints for general speed distributions. Finally, our results demonstrate that the proposed algorithm outperforms baseline algorithms that utilize cyclic storage placements, in terms of both expected computation time and storage size.

Notation: \mathbb{F} denotes a finite field, and \mathbb{R} denotes the real field. We use $|\cdot|$ to represent the cardinality of a set or the length of a vector, and $[n] = \{1, 2, \dots, n\}$. Let a[i] denote the i-th element of vector a, $\mu[i,j]$ denote the entry [i,j] of matrix μ , and $\mu[i]$ denote the i-th row of μ . We use $(B)_{\mathcal{D}}$ to represent the sub-matrix of B with column indices \mathcal{D} .

II. SYSTEM MODEL AND PROBLEM FORMULATION

We consider a distributed system consisting of a master node and N virtual machines, denoted by [N]. The computation speed is represented by a random vector $\mathbf{s} = (\mathbf{s}[1], \cdots \mathbf{s}[N])$, where $\mathbf{s}[n]$ represents the number of row-column multiplications that machine n can compute per unit of time. The sample space of the speed distribution is denoted as $\Omega_{\mathbf{s}}$. Given a data matrix $\mathbf{A} \in \mathbb{F}^{q \times v}$, in each time step t, with the computation speed realization $\mathbf{s}^{(t)} \in \Omega_{\mathbf{s}}$ and the input matrix $\mathbf{B}^{(t)} \in \mathbb{F}^{v \times r}$, a set of N_t available machines, known in the beginning of each step time and denoted as $\mathcal{N}_t = \{n \in [N] : \mathbf{s}^{(t)}[n] > 0\}$, aims to recover $\mathbf{A}\mathbf{B}^{(t)}$ while tolerating up to S stragglers. Define L as the recovery threshold, which is the minimum number of machines required for successful decoding. In the following, we explain how a USCTEC system operates.

A. Storage Placement and Storage Selections

Each machine $n \in [N]$ stores a subset of rows of the data matrix \boldsymbol{A} , denoted by $\boldsymbol{\mathcal{Z}}_n$. The storage placement of the system is denoted by $\boldsymbol{\mathcal{Z}} = \{\mathcal{Z}_n : n \in [N]\}$. The storage constraint is presented by a vector $\boldsymbol{e} = (e[1], \cdots, e[N])$, where $0 \leq e[n] \leq 1$ for $n \in [N]$, and e[n] indicates the maximum storage size of machine n, normalized by the size of \boldsymbol{A} , i.e., $\frac{|\mathcal{Z}_n|}{q} \leq e[n]$. In each time step t, machine $n \in \mathcal{N}_t$ selects a subset of

In each time step t, machine $n \in \mathcal{N}_t$ selects a subset of its storage $\mathcal{I}_n^{(t)} \subseteq \mathcal{Z}_n$ for computation tasks. Let $\mathcal{I}^{(t)} = \{\mathcal{I}_n^{(t)} : n \in \mathcal{N}_t\}$. We obtain a specific $\mathcal{I}^{(t)}$ by generating a partitioning vector $\boldsymbol{\gamma}^{(t)}$ and a set $\boldsymbol{\mathcal{U}}^{(t)}$. Specifically, $\boldsymbol{\gamma}^{(t)} = (\boldsymbol{\gamma}^{(t)}[1], \cdots, \boldsymbol{\gamma}^{(t)}[G^{(t)}])$ partitions \boldsymbol{A} into $G^{(t)}$ disjoint row blocks, denoted as $\boldsymbol{A} = \{\boldsymbol{A}_g \in \mathbb{F}^{q\boldsymbol{\gamma}^{(t)}[g] \times v} : g \in [G^{(t)}]\}$, where $\sum_{g \in [G^{(t)}]} \boldsymbol{\gamma}^{(t)}[g] = 1$ and $0 < \boldsymbol{\gamma}^{(t)}[g] \le 1$ for $g \in [G^{(t)}]$. Next, we generate $\boldsymbol{\mathcal{U}}^{(t)} = \{\mathcal{U}_g^{(t)} : g \in [G^{(t)}]\}$. Each $\mathcal{U}_g^{(t)}$ is denoted as the selected machines for \boldsymbol{A}_g , where $\mathcal{U}_g^{(t)} \subseteq \mathcal{N}_t$, $|\mathcal{U}_g^{(t)}| \ge L + S$ and each machine in $\mathcal{U}_g^{(t)}$ stores \boldsymbol{A}_g . Hence, the storage selection for machine n is obtained by

$$\mathcal{I}_n^{(t)} = \{ \mathbf{A}_q : n \in \mathcal{U}_q^{(t)}, g \in [G^{(t)}] \}. \tag{1}$$

Note that $\boldsymbol{B}^{(t)}$, $\boldsymbol{\mathcal{I}}^{(t)}$, $\boldsymbol{\gamma}^{(t)}$ and $\boldsymbol{\mathcal{U}}^{(t)}$ may change with each time step, but for simplicity, we omit the reference to the time step t and denote $(\cdot)^{(t)}$ as (\cdot) .

B. Communication Phase

The master partitions matrix \boldsymbol{B} into L blocks of equal size, denoted as $\boldsymbol{B} = \{\boldsymbol{B}_l \in \mathbb{F}^{v \times \frac{r}{L}} : l \in [L]\}$. Each \boldsymbol{B}_l consists of $\frac{r}{L}$ columns, indexed by $[\frac{r}{L}]$. As a result, $\boldsymbol{A}\boldsymbol{B}$ consists of G sets of blocks $\{\boldsymbol{A}_g\boldsymbol{B}_l : l \in [L]\}$ for $g \in [G]$. Each set will be recovered by the computation results from selected machines \mathcal{U}_g . To assign computation tasks to \mathcal{U}_g for all $g \in [G]$, we define the computation assignment $\boldsymbol{\mathcal{M}}$.

Definition 1: (Computation Assignment) The computation assignment of the system is $\mathcal{M} = \{(\mathcal{M}_g, \mathcal{P}_g) : g \in [G]\}$, where the pair $(\mathcal{M}_g, \mathcal{P}_g)$ is the computation assignment for machines in \mathcal{U}_g . $\mathcal{M}_g = \{\mathcal{M}_{g,f} : f \in [F_g]\}$ represents an F_g -partition of the column indices $[\frac{r}{L}]$, i.e., $\bigcup_{f \in [F_g]} \mathcal{M}_{g,f} = [\frac{r}{L}]$. $\mathcal{P}_g = \{\mathcal{P}_{g,f} : f \in [F_g]\}$ consists of F_g sets of machines, where $\mathcal{P}_{g,f} \subseteq \mathcal{U}_g$ and $|\mathcal{P}_{g,f}| = L + S$. We denote that the

machines in $\mathcal{P}_{g,f}$ are assigned to the indices $\mathcal{M}_{g,f}$, as they will be assigned to computation tasks associated with the columns in \mathbf{B}_l with indices $\mathcal{M}_{g,f}$, for all $l \in [L]$.

Based on \mathcal{M} , the indices assigned to machine $n \in [N]$ are denoted as $\mathcal{D}_{n,g} = \bigcup_{f \in [F_g]: n \in \mathcal{P}_{g,f}} \mathcal{M}_{g,f}$ if $n \in \mathcal{U}_g$; otherwise, $\mathcal{D}_{n,g} = \emptyset$. The overall assigned indices for machine n are $\mathcal{D}_n = \bigcup_{g \in [G]} \mathcal{D}_{n,g}$. To generate coded matrices for transmission, we use Lagrange codes introduced in [8], due to the low complexity and the capacity of straggler tolerance. Specifically, the master selects L numbers $\{\beta_l \in \mathbb{F} : l \in [L]\}$ and N_t numbers $\{\alpha_n \in \mathbb{F} : n \in \mathcal{N}_t\}$ such that $\{\alpha_n : n \in \mathcal{N}_t\} \cap \{\beta_l : l \in [L]\} = \emptyset$. The master computes and sends the following coded matrix to machine $n \in \mathcal{N}_t$,

$$\tilde{B}_n = \sum_{l \in [L]} (B_l)_{\mathcal{D}_n} \cdot \prod_{k \in [L] \setminus \{l\}} \frac{\alpha_n - \beta_k}{\beta_l - \beta_k}.$$
 (2)

C. Computing Phase and Decoding Phase

For $g \in [G]$, machine $n \in \mathcal{U}_g$ computes and sends the following matrix to the master,

$$\boldsymbol{H}_{g,n} = \boldsymbol{A}_g(\tilde{\boldsymbol{B}}_n)_{\mathcal{D}_{n,g}}.\tag{3}$$

For each block A_gB_l , $l \in [L]$, the master decodes sub-block $A_g(B_l)_{\mathcal{M}_{g,f}}$, using the computation results from machines in $\mathcal{P}_{g,f} \subseteq \mathcal{U}_g$. To do this, we define F_g polynomials $H_{g,f}(z)$ with a degree of L-1 for $f \in [F_g]$, where

$$H_{g,f}(z) = \mathbf{A}_g \cdot V_{g,f}(z),\tag{4}$$

$$V_{g,f}(z) = \sum_{l \in [L]} (\boldsymbol{B}_l)_{\mathcal{M}_{g,f}} \cdot \prod_{k \in [L] \setminus \{l\}} \frac{z - \beta_k}{\beta_l - \beta_k}.$$
 (5)

For each $H_{g,f}(z)$, $f \in [F_g]$, we have two observations. First, from (5), we have $V_{g,f}(\beta_l) = (\boldsymbol{B}_l)_{\mathcal{M}_{g,f}}$ for $l \in [L]$. From (4), we have $H_{g,f}(\beta_l) = \boldsymbol{A}_g(\boldsymbol{B}_l)_{\mathcal{M}_{g,f}}$, i.e., the sub-block is the evaluation of the polynomial $H_{g,f}(z)$ at β_l . Second, due to $\mathcal{M}_{g,f} \subseteq \mathcal{D}_{n,g} \subseteq \mathcal{D}_n$, from (2) and (5), we have

$$(\tilde{\boldsymbol{B}}_n)_{\mathcal{M}_{g,f}} = V_{g,f}(\alpha_n) \tag{6}$$

for all $n \in \mathcal{P}_{g,f}$. Then, $H_{g,f}(\alpha_n) \stackrel{(a)}{=} \mathbf{A}_g V_{g,f}(\alpha_n) \stackrel{(b)}{=} \mathbf{A}_g (\tilde{\mathbf{B}}_n)_{\mathcal{M}_{g,f}} \stackrel{(c)}{=} (\mathbf{H}_{g,n})_{\mathcal{M}_{g,f}}$, where (a) is due to (4), (b) is due to (6) and (c) is due to (3). In other words, the sub-matrix of computation result, i.e., $(\mathbf{H}_{g,n})_{\mathcal{M}_{g,f}}$, is the evaluation of the polynomial $H_{g,f}(z)$ at α_n . Therefore, decoding $\mathbf{A}_g(\mathbf{B}_l)_{\mathcal{M}_{g,f}}$ for $l \in [L]$ and $f \in [F_g]$ means interpolating the polynomial $H_{g,f}(z)$ using the computation results $(\mathbf{H}_{g,n})_{\mathcal{M}_{g,f}}$ from any L machines in $\mathcal{P}_{g,f}$, denoted by $\mathcal{L}_{g,f}$, and evaluating $H_{g,f}(\beta_l)$. Using Lagrange interpolation, the master computes

$$H_{g,f}(\beta_l) = \sum_{n \in \mathcal{L}_{g,f}} (\boldsymbol{H}_{g,n})_{\mathcal{M}_{g,f}} \cdot \prod_{n' \in \mathcal{L}_{g,f} \setminus \{n\}} \frac{\beta_l - \alpha_{n'}}{\alpha_n - \alpha_{n'}} = \boldsymbol{A}_g(\boldsymbol{B}_l)_{\mathcal{M}_{g,f}}.$$

By combining $A_g(B_l)_{\mathcal{M}_{g,f}}$ for all $l \in [L]$ and $f \in [F_g]$, the master can recover the set of blocks $\{A_gB_l: l \in [L]\}$. By executing the processes above for all $g \in [G]$, the master can recover all sets of blocks and outputs AB. Notably, Lagrange codes ensure that USCTEC schemes tolerate up to

S stragglers, since L+S machines in $\mathcal{P}_{g,f}$ are assigned to compute L+S distinct evaluations of the polynomial $H_{g,f}(z)$, while successful decoding requires any L machines.

It can be seen that in each time step both storage selection and computation assignment, which are determined by γ and \mathcal{M} , need to be designed. In each time step, the system adjust to a corresponding USCTEC scheme, denoted by (γ, \mathcal{M}) .

D. USCTEC with Straggler Tolerance Problem Formulation

For a USCTEC system with a random computation speed **s**, the goal is to minimize the expected computation time (see Definitions 4 and 5). To formulate the problem, we introduce the following four definitions.

Definition 2: (Load Division Matrix) For a USCTEC scheme (γ, \mathcal{M}) , the load division matrix is denoted as $\mu \in \mathbb{R}^{G \times N}$. Each entry $\mu[g, n]$ represents the normalized number of columns multiplied by machine n for row block A_g , i.e.,

$$\mu[g, n] = \begin{cases} \frac{|\mathcal{D}_{n,g}|}{r/L} & \text{if } n \in \mathcal{U}_g, \\ 0 & \text{otherwise,} \end{cases}$$
 (7)

where $0 \le \mu[g, n] \le 1$ for all $g \in [G]$ and $n \in [N]$.

Using μ , we can represent $\mathcal{U}_g = \{n \in [N] : \mu[g,n] > 0\}$ for $g \in [G]$. Hence, from (1), the storage selection $\mathcal{I} = \{\mathcal{I}_n : n \in \mathcal{N}_t\}$ can be represented by the pair (γ, μ) , where

$$\mathcal{I}_n = \{ \mathbf{A}_g : \mu[g, n] > 0, g \in [G] \}. \tag{8}$$

Definition 3: (Computation Load) For a USCTEC scheme (γ, \mathcal{M}) with a load division matrix μ , the computation load vector is defined as $\boldsymbol{\theta} = (\theta[1], \cdots, \theta[N])$, where $\theta[n] = \sum_{g \in [G]} \gamma[g] \cdot \mu[g, n]$ for $n \in [N]$, i.e., $\boldsymbol{\theta} = \gamma \cdot \boldsymbol{\mu}$.

The computation load vector represents the normalized number of row-column multiplications computed by each machine.

Definition 4: (Computation Time) Given a time step with a computation speed realization $s \in \Omega_s$ and a USCTEC scheme (γ, \mathcal{M}) , the computation time is defined as $c(\gamma, \mathcal{M}) \triangleq \max_{n \in \mathcal{N}_t} \frac{\theta[n]}{s[n]} = \max_{n \in \mathcal{N}_t} \frac{\sum_{g \in [G]} \gamma[g] \cdot \mu[g,n]}{s[n]}$.

Definition 5: (Expected Computation Time) Given a

Definition 5: (Expected Computation Time) Given a USCTEC system with a speed distribution \mathbf{s} and a storage placement \mathbf{Z} that supports a set of USCTEC schemes $\mathcal{T}_{\Omega_{\mathbf{s}}} = \{(\gamma, \mathcal{M})\}$, the expected computation time is defined as $C(\mathbf{Z}, \mathcal{T}_{\Omega_{\mathbf{s}}}) = \mathbb{E}_{\mathbf{s}}[c(\gamma, \mathcal{M})]$.

Our goal is to minimize the expected computation time in Definition 5 by jointly designing a set of schemes \mathcal{T}_{Ω_s} and the storage placement \mathcal{Z} . We can formulate the following combinatorial optimization problem,

$$\underset{\boldsymbol{\mathcal{Z}},\mathcal{T}_{\Omega_{s}}}{\arg\min} \ C(\boldsymbol{\mathcal{Z}},\mathcal{T}_{\Omega_{s}}) \tag{9a}$$

$$\text{s.t. } 0 \leq \frac{|\mathcal{Z}_n|}{q} \leq e[n] \leq 1, \ \forall n \in [N], \tag{9b}$$

 $\forall (\boldsymbol{\gamma}, \boldsymbol{\mathcal{M}}) \in \mathcal{T}_{\Omega_{\mathbf{s}}}:$

$$\sum_{g \in [G]} \gamma[g] = 1, \ 0 \le \gamma[g] \le 1, \ \forall g \in [G], \qquad (9c)$$

$$\bigcup_{f \in [F_g]} \mathcal{M}_{g,f} = \left[\frac{r}{L}\right], \forall g \in [G], \tag{9d}$$

$$\mathcal{P}_{g,f} \subseteq \mathcal{U}_g, \ \forall f \in [F_g], \ g \in [G],$$
 (9e)

$$|\mathcal{P}_{q,f}| = L + S, \ \forall f \in [F_q], \ g \in [G], \tag{9f}$$

where (9b) represents storage constraints. Each USCTEC scheme (γ, \mathcal{M}) corresponding to a speed realization satisfies constraints (9c)-(9f). (9c) ensures that each row in matrix A is computed by available machines. (9d) ensures that each column in B_l , $l \in [L]$, is assigned to be computed by available machines. (9e) ensures that the assigned machines have stored A_g . (9f) ensures that each column is assigned to L + S available machines, providing the straggler tolerance of S.

The optimization problem presented in (9) is inherently combinatorial, making it challenging to find the optimal solutions. In the following sections, we will propose sub-optimal solutions in two steps. 1) We will relax the storage constraint (9b) by setting e[n] = 1 for all $n \in [N]$, and find optimal solutions for a given speed realization. 2) We will develop a heuristic algorithm for general speed distributions, considering the storage constraint (9b). This algorithm will be based on the approach developed in Step 1).

III. OPTIMAL USCTEC SCHEMES WITHOUT STORAGE CONSTRAINTS FOR A GIVEN SPEED REALIZATION

A. Problem Analysis and An Illustrative Example

With the relaxed storage constraint e = 1, where 1 is an all-1 vector, and given a speed realization s, we let machines utilize their entire storage, i.e., $\mathcal{I}_n = \mathcal{Z}_n$ for $n \in \mathcal{N}_t$. Problem (9) is reformulated as the following optimization problem,

$$\underset{\boldsymbol{\gamma}}{\operatorname{arg\,min}} \ c(\boldsymbol{\gamma}, \boldsymbol{\mathcal{M}}) \tag{10a}$$

s.t.
$$\sum_{g \in [G]} \gamma[g] = 1, \ 0 \le \gamma[g] \le 1, \ \forall g \in [G],$$
 (10b)

$$\bigcup_{f \in [F_g]} \mathcal{M}_{g,f} = \left[\frac{r}{L}\right], \forall g \in [G], \tag{10c}$$

$$\mathcal{P}_{q,f} \subseteq \mathcal{U}_q, \ \forall f \in [F_q], \ g \in [G],$$
 (10d)

$$|\mathcal{P}_{q,f}| = L + S, \ \forall f \in [F_q], \ g \in [G]. \tag{10e}$$

Based on Definition 4, the computation time $c(\gamma,\mathcal{M})$ is fixed when the computation load vector $\boldsymbol{\theta}$ is fixed. This insight prompts us to decompose problem (10) into three subproblems. First, we solve the optimal computation load vector $\boldsymbol{\theta}^*$ that minimizes the computation time. Next, we show the existence of a storage placement $\boldsymbol{\mathcal{Z}}^*$, induced by a partitioning vector $\boldsymbol{\gamma}^*$ and a load division matrix $\boldsymbol{\mu}^*$ as shown in (8), where $\boldsymbol{\gamma}^* \cdot \boldsymbol{\mu}^* = \boldsymbol{\theta}^*$. Finally, we prove the existence of a computation assignment $\boldsymbol{\mathcal{M}}^*$ that satisfies $\boldsymbol{\mu}^*$. Therefore, an optimal USCTEC scheme $(\boldsymbol{\gamma}^*, \boldsymbol{\mathcal{M}}^*)$ is obtained. Example 1: When N=6, L=2, S=1 and s=(3,3,4,5)

Example 1: When N=6, L=2, S=1 and s=(3,3,4,4,5,5), the optimal computation load vector is $\boldsymbol{\theta}^*=(\frac{3}{8},\frac{3}{8},\frac{1}{2},\frac{1}{2},\frac{5}{8},\frac{5}{8})$, which ensures that all machines complete computing at the same time, resulting in a minimum computation time of $c^*=\frac{1}{8}$. Let $\boldsymbol{\gamma}^*=(\frac{3}{8},\frac{1}{4},\frac{1}{8},\frac{1}{8},\frac{1}{8})$ and

$$\boldsymbol{\mu}^* = \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 1 \\ 0 & 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \end{bmatrix}, \tag{11}$$

such that $\theta^* = \gamma^* \cdot \mu^*$. Using γ^* , the matrix A is divided into G = 5 row blocks. Using μ^* , the storage placement from (8) is as follows. $\mathcal{Z}_1^* = \{A_1\}, \ \mathcal{Z}_2^* = \{A_3, A_4, A_5\}, \ \mathcal{Z}_3^* =$ $\{m{A}_2, m{A}_3, m{A}_4\}, \; m{\mathcal{Z}}_4^* \; = \; \{m{A}_2, m{A}_4, m{A}_5\}, \; m{\mathcal{Z}}_5^* \; = \; \{m{A}_1, m{A}_2\} \; ext{and}$ $\mathcal{Z}_6^* = \{ \boldsymbol{A}_1, \boldsymbol{A}_3, \boldsymbol{A}_5 \}$. The sets of selected machines are $\mathcal{U}_1^* =$ $\{1,5,6\},\ \mathcal{U}_2^*=\{3,4,5\},\ \mathcal{U}_3^*=\{2,3,6\},\ \mathcal{U}_4^*=\{2,3,4\}$ and $\mathcal{U}_5^* = \{2,4,6\}$. Next, we provide a computation assignment \mathcal{M}^* . Since $\mu^*[g,n]=1$ for $n\in\mathcal{U}_g^*$, the indices assigned to each machine n are $\mathcal{D}_{n,g}=\left[\frac{r}{2}\right]$ from (7). Since $|\mathcal{U}_g^*|=3$ and the requirement of $|\mathcal{P}_{g,f}| = 3$ for $f \in [F_g]$, we let $F_g = 1$ for all $g \in [5]$, i.e., $\mathcal{M}_q^* = \{ [\frac{r}{2}] \}$ and $\mathcal{P}_q^* = \{ \mathcal{U}_q^* \}$. Therefore, we obtain the optimal USCTEC scheme $(\gamma^*, \mathcal{M}^*)$.

We will describe the detailed solution as follows.

B. Optimal Computation Load Problem

In this section, we find the optimal computation load. We introduce the (l, s, σ) -Load Problem, where σ is a load constraint vector of length N, and $\sigma[n]$ is the maximum load that machine $n \in [N]$ can be assigned. This problem is used not only for a given speed realization but also for general speed distributions with storage constraints in Section IV.

Definition 6: $((l, s, \sigma)$ -Load Problem (LP)) Given $0 \le l \le$ L+S, a speed realization s and a vector $\boldsymbol{\sigma} = (\sigma[1], \dots, \sigma[N])$, where $l \leq \sum_{n \in \mathcal{N}_t} \sigma[n]$ and $0 \leq \sigma[n] \leq 1$ for all $n \in [N]$, the goal is to find the solution to

$$\min_{\boldsymbol{\theta}} \max_{n \in \mathcal{N}_t} \frac{\theta[n]}{s[n]}$$
s.t.
$$\sum_{n \in \mathcal{N}_t} \theta[n] = l,$$
(12a)

$$s.t. \sum_{n \in \mathcal{N}} \theta[n] = l, \tag{12b}$$

$$0 \le \theta[n] \le \sigma[n] \le 1, \quad \forall n \in \mathcal{N}_t,$$
 (12c)

$$\theta[n] = 0, \quad \forall n \in [N] \setminus \mathcal{N}_t.$$
 (12d)

The (l, s, σ) -LP is a convex optimization problem. In fact, its analytical solution can be obtained using Theorem 1 in [2].

Theorem 1: When l = L + S and $\sigma = e = 1$, the optimal computation load vector, induced by the solution to problem (10), is the solution to (L + S, s, 1)-LP, without considering an explicit storage placement and computation assignment.

Proof: Given the optimal solution to problem (10), (12c) is satisfied, due to $\theta[n] = \sum_{g \in [G]} \gamma[g] \cdot \mu[g,n] =$ $\sum_{g \in [G]: \mu[g,n] > 0} \gamma[g] \cdot \mu[g,n] \overset{(a)}{\leq} \sum_{g \in [G]: \mu[g,n] > 0} \gamma[g] \overset{(b)}{=} \frac{|\mathcal{Z}_n|}{q} \leq e[n] = 1, \text{ where } (a) \text{ is due to } \mu[g,n] \leq 1 \text{ from (7), and }$ (b) is due to (8). To show (12b), we first claim the following constraint of the load division matrix,

$$\sum_{n \in [N]} \mu[g, n] = L + S \tag{13}$$

$$\begin{array}{l} \text{for } g \in [G]. \text{ This is due to } \sum_{n \in [N]} \mu[g,n] \overset{(a)}{=} \frac{\sum_{n \in \mathcal{U}_g} |\mathcal{D}_{n,g}|}{r/L} = \\ \frac{\sum_{n \in \mathcal{U}_g} \sum_{f \in [F_g]: n \in \mathcal{P}_{g,f}} |\mathcal{M}_{g,f}|}{r/L} \overset{(b)}{=} \frac{\sum_{f \in [F_g]} \sum_{n \in \mathcal{P}_{g,f}} |\mathcal{M}_{g,f}|}{r/L} \overset{(c)}{=} \\ \frac{\sum_{f \in [F_g]} (L+S) \cdot |\mathcal{M}_{g,f}|}{r/L} \overset{(d)}{=} L + S, \text{ where } (a) \text{ is due to } (7), \ (b) \\ \text{is due to } (10\text{d}), \ (c) \text{ is due to } (10\text{e) and } (d) \text{ is due to } (10\text{c}). \\ \text{Hence, } \sum_{n \in \mathcal{N}_t} \theta[n] = \sum_{n \in [N]} \sum_{g \in [G]} \gamma[g]\mu[g,n] = \sum_{g \in [G]} \\ \left(\gamma[g] \cdot \sum_{n \in [N]} \mu[g,n]\right) = \sum_{g \in [G]} \gamma[g] \cdot (L+S) = L+S. \end{array} \blacksquare$$

C. Storage Placement Problem

To obtain a partitioning vector γ and a load division matrix μ , given a load vector θ , we introduce the (θ, ρ) -Division Problem, where ρ is the sum of γ and represents a fraction of the data matrix A to be partitioned. In problem (10), we consider $\rho = 1$, while $\rho \neq 1$ will be used in Section IV.

Definition 7: $((\theta, \rho)$ -Division Problem (**DP**)) Given a computation load vector $\boldsymbol{\theta} \in \mathbb{R}^N$ and $0 \leq \rho \leq 1$, where $\sum_{n\in[N]}\theta[n]=(L+S)\rho$ and $0\leq\theta[n]\leq\rho$, the goal is to find a vector $\boldsymbol{\gamma}\in\mathbb{R}^G$ and a matrix $\boldsymbol{\mu}\in\mathbb{R}^{G\times N}$ such that

$$\theta = \gamma \cdot \mu, \tag{14a}$$

$$\sum_{g \in [G]} \gamma[g] = \rho, \ 0 \le \gamma[g] \le 1, \ \forall g \in [G], \tag{14a}$$

$$\sum_{n \in [N]} \mu[g, n] = L + S, \ \forall g \in [G], \tag{14c}$$

$$0 \le \mu[g, n] \le 1, \quad \forall n \in \mathcal{N}_t, g \in [G], \tag{14d}$$

$$\mu[g, n] = 0, \ \forall n \in [N] \setminus \mathcal{N}_t.$$
 (14e)

Theorem 2: The solution to $(\theta^*, 1)$ -DP consists of the partitioning vector and load division matrix induced by the optimal solution to problem (10), without considering an explicit computation assignment \mathcal{M} , where θ^* is the optimal computation load obtained from (L + S, s, 1)-LP.

Proof: For any solution to $(\theta^*, 1)$ -DP, i.e., γ^* and μ^* , we let γ^* be the partitioning vector in problem (10), as (10b) is satisfied from (14b). Let μ^* be the load division matrix induced by the solution to problem (10), as (13) is satisfied from (14c). From (14a), any computation assignment satisfying μ^* achieves the optimal computation time.

To derive a solution to (θ, ρ) -DP, we specify (14d) as $\mu[q,n]=1$ or 0, such that the desired binary matrix μ contains L+S "1"s in each row. We denote the specified problem as Binary- (θ, ρ) -DP, which is a Filling Problem introduced in [9]. Lemma 1 provides the necessary and sufficient conditions for a solution exist in Binary- (θ, ρ) -DP.

Lemma 1: ([9]) The solution to Binary- (θ, ρ) -DP exists if and only if $\theta[n] \leq \frac{\sum_{i \in [N]} \theta[i]}{L+S}$ for all $n \in [N]$. From Lemma 1, there always exist solutions to Binary- (θ, ρ) -

DP, due to $\theta[n] \leq \rho = \frac{\sum_{i \in [N]} \theta[i]}{L+S}$ for $n \in [N]$. Solution 1: For Binary- (θ, ρ) -DP, we present (θ, ρ) -Division

Algorithm, by generalizing the algorithm in [9] using a scalar $0 \le \rho \le 1$, which originally considers $\rho = 1$. With the input θ and ρ , we obtain outputs γ and μ as shown in Algorithm 1, which are the solution to Binary- (θ, ρ) -DP.

D. Computation Assignment Problem

Given any load division matrix μ of size $G \times N$, designing a computation assignment $(\mathcal{M}_g, \mathcal{P}_g)$ for $g \in [G]$ is equivalent to solving a Binary- $(\mu[g], 1)$ -DP, by two steps as follows. For clarity, we denote the desired vector and matrix in Binary- $(\boldsymbol{\mu}[g],1)$ -DP as $\boldsymbol{\gamma}'$ and $\boldsymbol{\mu}'$, respectively. First, we let $F_g=|\boldsymbol{\gamma}'|$ and partition the indices $\left[\frac{r}{L}\right]$ into F_g disjoint sets $\mathcal{M}_{g,1}, \cdots$, \mathcal{M}_{g,F_g} of size $\frac{\gamma_1' \cdot r}{L}$, ..., $\frac{\gamma_{F_g}' \cdot r}{L}$ respectively. Second, we let

Algorithm 1 (θ , ρ)-Division Algorithm

```
Input: \theta, \rho
  1: g \leftarrow 0
 2: while \theta contains a non-zero element do
          \begin{array}{l} g \leftarrow g + 1 \\ L' \leftarrow \sum_{i=1}^N \theta[i] \end{array}
 3:
 4:
          N' \leftarrow number of non-zero elements in m
          o \leftarrow indices that sort the non-zero elements of \theta in
          ascending order
          \mathcal{U}_g \leftarrow \{o[1], o[N' - (L+S) + 2], \cdots, o[N']\}
 7:
          \boldsymbol{b}_g \leftarrow \text{a } \{0,1\}\text{-vector where } b_g[i] = 1 \text{ if } i \in \mathcal{U}_g
          if N' \geq L + S + 1 then
 9:
              \gamma_g \leftarrow \frac{1}{\rho} \min \left( \frac{L'}{L+S} - \theta[o[N' - (L+S) + 1]], \theta[o[1]] \right)
10:
11:
             \gamma_g \leftarrow \theta[o[1]] \cdot \frac{1}{\rho}
12:
13:
          for n \in \mathcal{U}_g do
14:
              \theta[n] \leftarrow \theta[n] - \gamma_q \rho
15:
          end for
16:
17: end while
18: G \leftarrow g
19: \gamma \leftarrow a vector of length N, where \gamma[g] = \gamma_g \cdot \rho for g \in [G]
20: \mu \leftarrow a matrix of size G \times N, where \mu[g] = b_g for g \in [G]
Output : \gamma, \mu
```

 $\mathcal{P}_{g,f}=\{n: \mu'[f,n]=1\}$ for $f\in [F_g]$. From (14a), the obtained $(\mathcal{M}_g,\mathcal{P}_g)$ satisfies vector $\boldsymbol{\mu}[g]$, i.e., $\boldsymbol{\gamma}'\cdot\boldsymbol{\mu}'=\boldsymbol{\mu}[g]$. Moreover, there always exist solutions to Binary- $(\boldsymbol{\mu}[g],1)$ -DP, as $\boldsymbol{\mu}[g,n]\leq 1=\frac{\sum_{i\in [N]}\mu[g,i]}{L+S}$ for all $n\in [N]$, satisfying the condition in Lemma 1. Therefore, we obtain $(\mathcal{M}_g,\mathcal{P}_g)$ for $g\in [G]$ by solving the Binary- $(\boldsymbol{\mu}[g],1)$ -DP using Solution 1, and using two steps as discussed.

IV. General Solutions for USCTEC with Storage Constraints

Algorithm 2 provides a general solution for USCTEC systems with storage constraints, by generating a storage placement \mathcal{Z} and storage selections for a general speed distribution. A detailed illustration is provided in Example 2. The idea is to unionize the storage selections for all speed realizations. However, if the combined storage exceeds the storage constraint of any machine, it results in a *storage overflow*. In such cases, the machines with storage overflow will fill their storage capacity, and the storage placement will be adjusted for the remaining machines in a similar fashion.

Example 2: Consider a system with N=6, L=2, S=1, e=(0.6,0.6,0.8,0.8,1,1), two speed realizations $s_1=(3,3,4,4,5,5)$ and $s_2=(3,1,2,2,3,5)$ with equal probabilities. The locations of rows in data matrix \boldsymbol{A} are represented by real numbers in the range [0,1]. Specifically, the aq-th row is located at a. We simplify all notations $(\cdot)_{s_i}$ in Algorithm 2 as $(\cdot)_i$ for $i\in[2]$. For example, we simplify γ_{s_i} as γ_i .

Optimal USCTEC Schemes without Storage Constraints (Lines 6-9): For s_i , $i \in [2]$, we obtain the partitioning vector

Algorithm 2 Storage Placement and Storage Selections

```
Input: \Omega_s, N, L, S
  1: \hat{\rho} \leftarrow 0
  2: \hat{\gamma}_s \leftarrow 0 of length 1, \hat{\mu}_s \leftarrow 0 of size 1 \times N, \sigma_s \leftarrow 1 of
        length N, and l_s \leftarrow L + S for all s \in \Omega_s
  3: while \sum_{s \in \Omega_s} l_s > 0 do
             \mathcal{Z}_n \leftarrow \emptyset \text{ for } n \in [N]
             for s \in \Omega_s do
                  ar{	heta}_{m{s}} \leftarrow 	ext{solution to the } (l_{m{s}}, m{s}, m{\sigma}_{m{s}})	ext{-LP}
  6:
                  (\bar{\gamma}_s, \bar{\mu}_s) \leftarrow \text{solution to the } (\bar{\theta}_s, 1 - \hat{\rho}) \text{-DP}
  7:
                 (\gamma_s, \mu_s) \leftarrow \left( [\hat{\gamma}_s, \bar{\gamma}_s], \begin{bmatrix} \hat{\mu}_s \\ \bar{\mu}_s \end{bmatrix} \right)
\mathcal{I}_s \leftarrow 	ext{the storage selection based on } (\gamma_s, \mu_s)
  8:
  9:
                  \mathcal{Z}_n \leftarrow \mathcal{Z}_n \bigcup \mathcal{I}_{s,n} \text{ for } n \in [N]
 10:
 11:
 12:
             if there exists storage overflow on \mathcal{Z}_n, n \in [N] then
                  \hat{\rho} \leftarrow the location of the first row that overflows
 13:
 14:
                  for s \in \Omega_s do
                        (\hat{\gamma}_{s}, \hat{\mu}_{s}) \leftarrow (\gamma_{s \prec \hat{\rho}}, \mu_{s \prec \hat{\rho}}) 
 l_{s} \leftarrow (L+S)(1-\hat{\rho}) 
 15:
 16:
                       s[n] \leftarrow 0 for n that has storage overflow on \hat{\rho}
 17:
                       \sigma_s \leftarrow (1 - \hat{\rho}, \cdots, 1 - \hat{\rho}) of length N
 18:
                  end for
 19:
20:
                  \mathcal{I}_{s} \leftarrow the storage selection for s \in \Omega_{s}
21:
             end if
22:
23: end while
Output: \mathcal{Z}, \{\mathcal{I}_s : s \in \Omega_s\}
```

 $ar{\gamma}_i$, load division matrix $ar{\mu}_i$ by solving problems shown in lines 6 and 7. In line 8, we have $\gamma_i = [0, \bar{\gamma}_i]$ and $\mu_i = \begin{bmatrix} 0 \\ \bar{\mu}_i \end{bmatrix}$. We simplify them as $\gamma_i = \bar{\gamma}_i$ and $\mu_i = \bar{\mu}_i$. Specifically, $\gamma_1 = (\frac{3}{8}, \frac{1}{4}, \frac{1}{8}, \frac{1}{8}, \frac{1}{8})$, $\gamma_2 = (\frac{3}{16}, \frac{3}{8}, \frac{1}{16}, \frac{1}{16}, \frac{1}{16}, \frac{1}{4})$, μ_1 is shown in (11). In line 9, we obtain the storage selection $\mathcal{I}_i = \{\mathcal{I}_{i,n} : n \in [6]\}$, where $\mathcal{I}_{i,n}$ ($\mathcal{I}_{s_i,n}$), is the storage selection of machine n.

Storage Overflow (Lines 10-13): If we use $\mathcal{I}_{1,n} \bigcup \mathcal{I}_{2,n}$ as the storage placement for machine $n \in [6]$, a storage overflow occurs with machine 1 at the row located at $\frac{3}{5}$. In this case, we first define the storage placement and storage selections for rows in $[0,\frac{3}{5})$, and then reassign rows in $[\frac{3}{5},1]$.

Assign Rows in $[0,\frac{3}{5})$ (Lines 14-19): Each machine $n \in [6]$ stores rows in $\mathcal{I}_{1,n} \cup \mathcal{I}_{2,n}$ subsequently, until they reach the row located at $\frac{3}{5}$. Correspondingly, we modify partitioning vectors and load division matrices, as shown in line 15. For each $s_i, i \in [2]$, we truncate γ_i to obtain a shorter vector with a sum of $\hat{\rho} = \frac{3}{5}$, denoted by $\gamma_{i \prec \hat{\rho}}$. We then obtain $\gamma_{1 \prec \hat{\rho}} = (\frac{3}{8}, \frac{9}{40})$ and $\gamma_{2 \prec \hat{\rho}} = (\frac{3}{16}, \frac{3}{8}, \frac{3}{80})$ with length of 2 and 3, respectively. We truncate μ_1 to $\mu_{1 \prec \hat{\rho}}$ with 2 rows, and truncate μ_2 to $\mu_{2 \prec \hat{\rho}}$ with 3 rows, where

$$m{\mu}_{1\prec\hat{
ho}} = egin{bmatrix} 1 & 0 & 0 & 0 & 1 & 1 \ 0 & 0 & 1 & 1 & 1 & 0 \end{bmatrix}, m{\mu}_{2\prec\hat{
ho}} = egin{bmatrix} 0 & 1 & 0 & 0 & 1 & 1 \ 1 & 0 & 1 & 0 & 0 & 1 \ 1 & 0 & 0 & 0 & 1 & 1 \end{bmatrix}.$$

For s_i , $i \in [2]$, the remaining load is $(L+S)(1-\hat{\rho}) = \frac{6}{5}$. We update s_i to s_i' , where $s_i'[n] = 0$ if n = 1, otherwise




Fig. 1. Storage Placement and Storage Selections in Example 2: The x-axis represents machine labels. The y-axis represents the location of rows in A. The union of red and purple bars represents the storage selection for s_1 . The union of blue and purple bars represents the storage selection for s_2 . The purple bars represent the common storage selection for both s_1 and s_2 . The red line at $y = \frac{3}{5}$ indicates a storage overflow that occurred on machine 1.

 $s_i'[n]=s_i[n]$, and update σ_i to $\sigma_i'=(1-\hat{\rho},\cdots,1-\hat{\rho})$. Reassign the Rows in $[\frac{3}{5},1]$ (Lines 5-11): For each s_i , $i\in[2]$, we solve the $(\frac{6}{5},s_i',\sigma_i')$ -LP to obtain load vector $\bar{\theta}_i'$, where $\bar{\theta}_1'=(0,\frac{6}{35},\frac{8}{35},\frac{8}{35},\frac{7}{2},\frac{2}{7})$ and $\bar{\theta}_2'=(0,\frac{1}{10},\frac{1}{5},\frac{1}{5},\frac{3}{10},\frac{2}{5})$. We solve the Binary- $(\bar{\theta}_i',1-\hat{\rho})$ -DP to obtain a vector $\bar{\gamma}_i'$ and a matrix $\bar{\mu}_i'$. The setting of load constrains σ_i' is to ensure that the obtained $\bar{\theta}_i'$ satisfies the condition in Lemma 1, such that Binary- $(\bar{\theta}_i',1-\hat{\rho})$ -DP has solutions. Specifically, $\bar{\gamma}_1'=(\frac{43}{250},\frac{57}{500},\frac{57}{500})$, $\bar{\gamma}_2'=(\frac{1}{10},\frac{1}{10},\frac{1}{10},\frac{1}{10})$,

$$\bar{\boldsymbol{\mu}}_1' = \begin{bmatrix} 0 & 1 & 0 & 0 & 1 & 1 \\ 0 & 0 & 1 & 1 & 1 & 0 \\ 0 & 0 & 1 & 1 & 0 & 1 \end{bmatrix} \text{ and } \bar{\boldsymbol{\mu}}_2' = \begin{bmatrix} 0 & 1 & 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 1 & 1 & 1 \\ 0 & 0 & 1 & 0 & 1 & 1 \\ 0 & 0 & 1 & 1 & 0 & 1 \end{bmatrix}.$$

As shown in line 8, we consider the combined partitioning vectors and load division matrices, i.e., $\gamma_1' = [\gamma_{1\prec\hat{\rho}}, \bar{\gamma}_1'] = (\frac{3}{8}, \frac{9}{40}, \frac{43}{250}, \frac{57}{500}, \frac{57}{500}), \gamma_2' = [\gamma_{2\prec\hat{\rho}}, \bar{\gamma}_2'] = (\frac{3}{16}, \frac{3}{8}, \frac{3}{80}, \frac{1}{10}, \frac{1}{10}, \frac{1}{10}, \frac{1}{10}, \frac{1}{10}), \mu_1' = \begin{bmatrix} \mu_{1\prec\hat{\rho}} \\ \bar{\mu}_1' \end{bmatrix}$ and $\mu_2' = \begin{bmatrix} \mu_{2\prec\hat{\rho}} \\ \bar{\mu}_2' \end{bmatrix}$. From (8), we obtain the storage selection \mathcal{I}_i for s_i , using (γ_i', μ_i') , where $i \in [2]$.

Storage Placement and Storage Selections (Line 21): It can be seen that there is no storage overflow, by letting the storage placement for machine n be $\mathcal{Z}_n = \mathcal{I}_{1,n} \bigcup \mathcal{I}_{2,n}$. Therefore, the storage placement $\mathcal{Z} = \{\mathcal{Z}_n : n \in [6]\}$, storage selections \mathcal{I}_1 and \mathcal{I}_2 for the system are obtained, which are visualized in Fig. 1.

V. DISCUSSIONS

We compare Algorithm 2 with USCTEC systems based on cyclic storage strategy presented in [6]. We use the following example to compare the storage size and expected computation time obtained by two USCTEC systems. Consider a system with N=12, L=2, S=1, and two speed realizations s_1 and s_2 with equal probabilities, where $s_1=(1, 1, 2, 2, 2, 3, 8, 8, 8, 8, 9, 9)$ and $s_2=(8, 8, 2, 3, 9, 9, 2, 1, 8, 5, 2, 8)$. We define the storage constraints as $e=(\frac{Q}{12},\cdots,\frac{Q}{12})$ of length 12, where $Q\in\{6,7,8,9,10,11,12\}$. The USCTEC system based on cyclic storage placement [6] operates as follows. First, each machine utilizes the full storage capacity

by defining $\gamma=(\frac{1}{12},\cdots,\frac{1}{12})$ of length 12, and letting the n-th machine store Q blocks $A_{n\%N},\cdots,A_{(n+Q-1)\%N}$, where we define $a\%N\triangleq a-\lfloor\frac{a-1}{N}\rfloor N$. Second, it can be shown that, given the storage placement, the system achieves the minimum computation time. Specifically, For $g\in[12]$, \mathcal{U}_g is the set of all machines that store block A_g , and $\mu[g]$ is the solution to $(L+S,s_{\mathcal{U}_g},1)$ -LP, where $s_{\mathcal{U}_g}$ is a vector containing the computation speeds of machines in \mathcal{U}_g . By varying storage constraints, we have comparisons as shown in Table I.

TABLE I COMPARISONS TO CYCLIC STORAGE PLACEMENT

	Cyclic Storage Placement		Algorithm 2	
$\frac{Q}{N}$	Storage Size	$C(\boldsymbol{\mathcal{Z}},\mathcal{T}_{\Omega_{\mathbf{s}}})$	Storage Size	$C(\boldsymbol{\mathcal{Z}},\mathcal{T}_{\Omega_{\mathbf{s}}})$
$\frac{6}{12}$	6	0.07235	5.16591	0.09164
$\frac{7}{12}$	7	0.06072	5.23310	0.04812
$\frac{8}{12}$	8	0.05371	5.23480	0.04766
$\frac{9}{12}$	9	0.05101	5.23480	0.04766
$\frac{10}{12}$	10	0.04927	5.23480	0.04766
$\frac{11}{12}$	11	0.04812	5.23480	0.04766
$\frac{12}{12}$	12	0.04766	5.23480	0.04766

From Table I, it can be seen that the proposed algorithm achieves a smaller storage size compared to the baseline algorithm. In addition, except the case when the storage constraint is $\frac{1}{2}$, the achieved expected computation time of the proposed algorithm is always smaller than or equal to the baseline algorithm. In particular, as the storage constraint increases to $\frac{2}{3}$ and larger, we can show that the systems using Algorithm 2 achieve the optimal expected computation time of 0.04766 and a storage size of 5.23480.

ACKNOWLEDGEMENT

This research was sponsored by the National Science Foundation (NSF) CAREER Award 2145835.

REFERENCES

- Y. Yang, M. Interlandi, P. Grover, S. Kar, S. Amizadeh, and M. Weimer, "Coded elastic computing," in 2019 IEEE International Symposium on Information Theory (ISIT), 2019, pp. 2654–2658.
- [2] N. Woolsey, R.-R. Chen, and M. Ji, "Coded elastic computing on machines with heterogeneous storage and computation speed," *IEEE Transactions on Communications*, vol. 69, no. 5, pp. 2894–2908, 2021.
- [3] N. Woolsey, J. Kliewer, R.-R. Chen, and M. Ji, "A practical algorithm design and evaluation for heterogeneous elastic computing with stragglers," in 2021 IEEE Global Commun. Conf. (GLOBECOM), 2021, pp. 1–6.
- [4] S. Kiani, T. Adikari, and S. C. Draper, "Hierarchical coded elastic computing," in *IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*, 2021, pp. 4045–4049.
- [5] S. H. Dau, R. Gabrys, Y.-C. Huang, C. Feng, Q.-H. Luu, E. J. Alzahrani, and Z. Tari, "Transition waste optimization for coded elastic computing," *IEEE Trans. Inf. Theory*, vol. 69, no. 7, pp. 4442–4465, 2023.
- [6] M. Ji, X. Zhang, and K. Wan, "A new design framework for heterogeneous uncoded storage elastic computing," in 2022 20th International Symposium on Modeling and Optimization in Mobile, Ad hoc, and Wireless Networks (WiOpt), 2022, pp. 269–275.
- [7] Y. Yang, M. Interlandi, P. Grover, S. Kar, S. Amizadeh, and M. Weimer, "Coded elastic computing," arXiv:1812.06411v3, 2018.
- [8] Q. Yu, S. Li, N. Raviv, S. M. M. Kalan, M. Soltanolkotabi, and S. A. Avestimehr, "Lagrange coded computing: Optimal design for resiliency, security, and privacy," in *Proc. IEEE Int. Conf. on Artificial Intelligence and Statistics (AISTATS)*, 2019, pp. 1215–1225.
- [9] N. Woolsey, R.-R. Chen, and M. Ji, "An optimal iterative placement algorithm for pir from heterogeneous storage-constrained databases," in 2019 IEEE Global Communications Conference (GLOBECOM), 2019, pp. 1–6.