

www.acsami.org Research Article

# Paving the Way for Pass Disturb-Free Vertical NAND Storage via a Dedicated and String-Compatible Pass Gate

Zijian Zhao, Sola Woo, Khandker Akif Aabrar, Sharadindu Gopal Kirtania, Zhouhang Jiang, Shan Deng, Yi Xiao, Halid Mulaosmanovic, Stefan Duenkel, Dominik Kleimaier, Steven Soss, Sven Beyer, Rajiv Joshi, Scott Meninger, Mohamed Mohamed, Kijoon Kim, Jongho Woo, Suhwan Lim, Kwangsoo Kim, Wanki Kim, Daewon Ha, Vijaykrishnan Narayanan, Suman Datta, Shimeng Yu, and Kai Ni\*



Cite This: ACS Appl. Mater. Interfaces 2024, 16, 55619-55626



Pass time (s)

ABSTRACT: In this work, we propose a dual-port cell design to address the pass disturbance in vertical NAND storage, which can pass signals through a dedicated and string-compatible pass gate. We demonstrate that (i) the pass disturb-free feature originates from weakening of the depolarization field by the pass bias at the high- $V_{\rm TH}$  (HVT) state and the screening of the applied field by the channel at the low- $V_{\rm TH}$  (LVT) state; (ii) combined simulations and experimental demonstrations of dual-port design verify the disturb-free operation in a NAND string, overcoming a key challenge in single-port designs; (iii) the proposed design can be incorporated into a highly scaled vertical NAND FeFET string, and the pass gate can be incorporated into the existing three-dimensional (3D) NAND with the negligible overhead of the pass gate interconnection through a global bottom pass gate contact in the substrate.

KEYWORDS: dual-port FeFET, disturb free, vertical NAND, FEOL, BEOL


### ■ INTRODUCTION

Vertical NAND flash storage, as shown in Figure 1a, has been the backbone of the current digital storage system due to its high density and low cost. 1-4 It attains an impressive memory density by vertically stacking memory layers, as shown in the cross-sectional schematic in Figure 1b, with the state-of-the-art design surpassing 200-300 layers<sup>5,6</sup> and marching toward an unprecedented 1000 layers. Concurrently, there is a growing interest in exploring cell technologies beyond conventional flash transistors to lower operation voltage and enhance operational speed. One noteworthy contender is the ferroelectric field-effect transistor (FeFET), gaining attention following the discovery of ferroelectricity in thin doped HfO<sub>2</sub> films. 8-10 Possessing a similar transistor structure, vertical FeFET demonstrates the potential for multibit storage through partial polarization switching and an exceptionally efficient polarization switching process, 11-13 making it a promising candidate for mass storage. However, whether employing commercialized flash or potential FeFET storage, a common challenge faced by the vertical NAND structure is the escalating disturbance to memory states during array operation under aggressive scaling. <sup>14</sup> Such disturbance could increase the bit error rate and under extreme cases, cause information loss. <sup>15</sup> In this study, we thoroughly investigate disturbance issues in NAND storage using the FeFET as an illustrative platform. To address these challenges, we introduce a novel dual-port FeFET structure, as shown in Figure 1c, designed to enable disturbance-free operation.

Received: May 18, 2024
Revised: August 26, 2024
Accepted: September 20, 2024
Published: October 7, 2024







#### Disturb-free dual-port 3D NAND




Figure 1. Dual-port vertical NAND FeFET for pass disturb-free operation. (a) The conventional vertical NAND flash storage has been widely used as a high-density low-cost storage. FeFET can utilize a similar structure to achieve lower operation voltage and faster operation speed. (b) The conventional vertical storage stacks hundreds of layers for a higher density but suffers from escalating disturbance due to the aggressive scaling. (c) Adding a second port specifically for the read and pass operations can address these challenges. (d) A typical global self-boosting program inhibition scheme for the program and inhibition operations. The program disturb occurs on the selected page, while the pass disturb is seen on the unselected pages. (e) The equivalent circuit model for the selected string. The green resistors represent ON cells. (f) A high  $V_{\rm PASS}$  causes the pass disturb, while a low  $V_{\rm PASS}$  increases the program disturb. The disturb-free margin is narrow. (g) The proposed design features an independent nonferroelectric pass gate for the read and pass operation. The  $V_{\rm PASS}$  will no longer be applied to the ferroelectric gate, resulting in a pass disturb-free operation. (h) The equivalent circuit model for the selected string. The pass transistors are turned ON from the pass gate. Panel (i) illustrates the negligible  $V_{\rm TH}$  shifts and the related distribution.

Due to its unique serial structure, the vertical NAND array is more susceptible to disturb than other structures of a memory array during memory read and write operations. <sup>16</sup> For example, to read the target cell in a conventional single-port vertical NAND string, where the program and pass biases are applied on the same gate (i.e., word line, (WL)), other unselected cells in the same string need a large pass voltage,  $V_{PASS}$ , on the gate

to pass string end voltages to the target cell. To this purpose,  $V_{\rm PASS}$  needs to be greater than the highest threshold voltage  $(V_{\rm TH})$  to ensure turning ON unselected cells regardless of their  $V_{\rm TH}$  states. As a result, a high  $V_{\rm PASS}$  could disturb the memory states. In addition, the choice of  $V_{\rm PASS}$  is even more delicate during memory write operation in order to balance between various disturbs. Figure 1d shows a typical global self-




Figure 2. Origin of pass disturbance in the single-port FeFET and the pass disturbance free in the dual-port FeFET. (a) For the single-port FeFET in the LVT state, the  $V_{\rm PASS}$  applied to the gate with the ferroelectric film generates  $E_{\rm APP}$ , which counteracts the  $E_{\rm DEP}$ . (b) In contrast, the  $E_{\rm APP}$  applied in the HVT state enhances  $E_{\rm DEP}$ , causing pass disturb. (c) Dual-port FeFET offers two independent paths for write and read/pass operations, respectively. For the FeFET in the LVT state, although the  $E_{\rm APP}$  aligns with the  $E_{\rm DEP}$ , the applied pass bias is screened by the formed channel electrons, resulting in no enhancement in  $E_{\rm DEP}$ . (d) For the FeFET in the HVT state,  $E_{\rm APP}$  is aligned with the polarization, thus enhancing retention. (e, f) The schematic and the TEM of the FDSOI FeFET used for experimental verification. (g, h) The simulated results of the  $E_{\rm FE}$ - $V_{\rm PASS}$  curves confirm the analysis of the read disturb issue. (i, j)  $I_{\rm D} - V_{\rm G}$  curves for WG read and PG read measured after  $\pm 4$  V, 1  $\mu s$  write pulses. (k, l)  $V_{\rm TH}$  shifts were measured after different pass time lengths under different pass voltages applied on the WG and PG, respectively. No  $V_{\rm TH}$  shift is found when measuring with PG. TEM image reprinted with permission from Reference 23. Copyright 2017 IEEE.

boosting program inhibition scheme adopted in vertical NAND.  $^{19,20}$  After a block erase, the target cells on the selected page will be programmed, while other cells on the same page will be inhibited. This is achieved by applying a ground and  $V_{\rm CC}$  on the selected cells and unselected cells, respectively. In

this way, the selected cells have enough voltage applied to program the state while unselected strings are floating, and the channel potential will be raised by the applied voltages to inhibit programming. Figure 1e shows the equivalent circuit model for the selected string, where the green resistors




Figure 3. Experimental Validation of the pass disturb-free operation in the NAND FeFET string. (a) Experimental setup and waveforms for the single-port FeFET-based NAND string. The gates of T1 and T3 are wired together for ease of characterization. (b, c) String current when respectively sweeping  $V_{\rm G,\,T1~\&~T3}$  and  $V_{\rm G,\,T2}$  with  $V_{\rm PASS}=2~\rm V$ . (d) Characterization of the pass disturb under different  $V_{\rm PASS}$  conditions. A higher  $V_{\rm PASS}$  value causes a shorter pass time for the  $V_{\rm TH}$  state to be disturbed. (e) Read disturb is unnoticeable in T1 and T3 as  $V_{\rm READ}$  is much lower than  $V_{\rm PASS}$ . (f) Experimental setup and waveforms for the dual-port FeFET-based NAND string. (g, h) String current sweep when applying the pass voltage on the PG of T2 for the LVT and HVT state, respectively. A higher  $V_{\rm PASS}$  value is necessary to achieve a high string current when T2 is in the HVT state. (i) No  $V_{\rm TH}$  shift is found when reading the NAND string from the PG. (j) The condition of  $V_{\rm WG,\,bias}=-1.2~\rm V$  is also measured to confirm the pass disturb-free operation.

represent ON cells. Under this scenario, a high/low  $V_{\rm PASS}$  will introduce severe pass/program disturb, respectively, as shown in Figure 1f. When  $V_{\rm PASS}$  is very high, the pass disturb to the

cells on the same selected strings, as shown in Figure 1d, will be significantly disturbed. However, when  $V_{\rm PASS}$  is very low, the unselected string channel potential may not be elevated

enough to inhibit program disturb to unselected cells on the same page, as shown in Figure 1d. Therefore, only a narrow  $V_{\rm PASS}$  margin is available, and sometimes a trade-off has to be

To address this challenge, a dual-port vertical NAND, shown in Figure 1c, is proposed in this work, which features an independent pass gate (PG) in the core of a NAND string and normal nonferroelectric gate dielectric, which can turn ON the string channel for the passing operation. In this way, such a structure is compatible with the vertical NAND array without incurring significant overhead when introducing the additional gate. Figure 1g shows the programming bias scheme for the proposed dual-port vertical NAND array, where the pass operation is conducted by using a dedicated pass gate. In this case, unselected cells on the same target strings will no longer need a high  $V_{\rm PASS}$  on the ferroelectric gate, thus completely eliminating the pass disturb. Figure 1h shows the equivalent circuit model for this case, where the channel is turned ON from the back such that the string end voltages can be passed to the target cells. As a result, we argue that there will be negligible disturbance to the memory states with the dual-port transistor design, and the array distribution will be highly robust against the pass disturb, as illustrated in Figure 1i. In the following, we will clarify the origin of disturb-free operation in the dual-port FeFETs and validate experimentally in both the front-end-of-line (FEOL) and back-end-of-line (BEOL) HfO<sub>2</sub>based FeFETs, demonstrating disturb-free operation in NAND FeFET string and performing technology computer-aided design (TCAD) studies on scaled vertical FeFET.

# DUAL-PORT FEFET ENABLING DISTURB-FREE **OPERATION**

Analysis on the Origin of Pass Disturb. The origin of pass disturb in the single-port FeFET and the disturb-free operation in the dual-port FeFET are illustrated in Figure 2. For a single-port FeFET, where the write/read/pass biases are all applied on the gate with the ferroelectric film, disturb can result. If the single-port FeFET is in the low- $V_{TH}$  (LVT) state, as shown in Figure 2a, then a  $V_{PASS}$  applied on the gate generates an applied electric field,  $E_{APP}$ , which is aligned with the polarization, thus weakening the depolarization field  $(E_{\text{DEP}})$ and improving the state stability. In contrast, when FeFET is in the high-V<sub>TH</sub> (HVT) state, as shown in Figure 2b, the applied  $E_{\rm APP}$  exerted by the  $V_{\rm PASS}$  will be against polarization, thus enhancing the  $E_{\text{DEP}}$  and causing retention loss. Pass disturb to other intermediate states will also be between that for the LVT and HVT extreme states. Such pass disturb can be eliminated through structural modification by adopting a dual-port FeFET, where a second electrical gate with nonferroelectric dielectric is incorporated.<sup>21</sup> Due to the thin film channel, the polarization set through the ferroelectric gate controls the channel carrier concentration, which can also be sensed through the nonferroelectric gate. This innate structural property ensures pass disturb-free operation. For example, when the FeFET is set to the LVT state, as shown in Figure 2c, the pass bias applied on the nonferroelectric pass gate could cause an  $E_{APP}$  against the polarization. However, in this case, the channel is fully turned ON such that all of the applied bias is screened by the channel electrons, and almost no electric field can penetrate through the channel and reach the ferroelectric layer. As a result, the ferroelectric state is retained. For the HVT state, the  $E_{APP}$  exerted by the pass bias is aligned

with the polarization, thus helping HVT state retention, as shown in Figure 2d.

Experimental Verification. To validate the disturb-free pass operation in dual-port FeFET, two types of FeFETs are integrated and characterized: one FEOL version and one BEOL version. The FEOL dual-port FeFET is simply realized with fully depleted siliconon-insulator (FDSOI) FeFET, as shown in Figure 2e, where the ferroelectric sits on the top of the Si channel, and the buried oxide (BOX) is the nonferroelectric dielectric while the p-well contact can serve as the pass gate. Figure 2f shows the transmission electron microscopy (TEM) image of the testing device integrated on the 22 nm FDSOI platform.<sup>23</sup> First, a theoretical understanding of the disturb-free pass operation is gained by checking the ferroelectric electric field at different pass biases for both single-port and dual-port FEOL FeFET using well-calibrated TCAD models of the FDSOI transistor. Figure 2g and h shows the ferroelectric electric field for the HVT state and LVT state, respectively. It shows that the depolarization field was enhanced in the single-port device while reduced in the dual-port device at the HVT state, thus supporting the physical picture discussed above. For the LVT state, the depolarization field is reduced for the single-port device while remaining constant for the dual-port device due to the channel screening. Experimental validation on the FDSOI FeFET is also conducted. Figure 2i and j shows measured  $I_{\rm D}-V_{\rm G}$  curves swept on the ferroelectric gate and the nonferroelectric gate, respectively. For each gate sweep, it shows the classical behavior that  $V_{\mathrm{TH}}$  can be tuned linearly with the other gate bias. It also shows a much larger memory window for the nonferroelectric gate sweep due to the much larger equivalent oxide thickness (EOT).<sup>21</sup> Figure 2k shows the disturb to the HVT and LVT state on a single-port FeFET when  $V_{PASS}$  is applied on the write gate (WG). It shows a severe disturbance to the HVT state by  $V_{
m PASS}$  in a single-port FeFET and no disturbance to the LVT state. However, for the dual-port FeFET, as shown in Figure 2l, both the HVT and LVT states are stable under  $V_{PASS}$  bias, therefore verifying the disturb-free pass operation. The pass disturb-free operation is also experimentally verified on the BEOL dual-port FeFET. The FeFET is realized with the ferroelectric placed below the amorphous metal oxide thin film channel (e.g., tungsten doped indium oxide (IWO) in this work) and the nonferroelectric layer placed above the channel, as shown in Supplementary Figure S2.

# PASS DISTURB-FREE OPERATION IN NAND FEFET **STRING**

Next, the pass disturb-free operation in a NAND FeFET string will be tested. Without loss of generality, a string composed of three FDSOI FeFETs is tested, which contains all of the key features of the NAND array and is enough to demonstrate the working principles. First, pass disturb in a single-port FeFET NAND string is demonstrated. Figure 3a shows the experimental setup and waveforms for a single-port FeFETbased NAND string. For ease of characterization, during the experiment, gates of the top transistor (i.e.,  $T_1$ ) and bottom transistor (i.e.,  $T_3$ ) are wired together, which makes  $T_1$  and  $T_3$ have the same state and operations at all times. The waveform shows a case where  $V_{\text{READ}}/V_{\text{PASS}}$  is applied to selected (T<sub>1</sub> &  $T_3$ )/unselected ( $T_2$ ) transistors. With this setup, the  $I_D - V_G$ characteristics of T1 & T3 can be obtained, as shown in Figure 3b, demonstrating the successful operation of the string. Similarly, when the selected cell is  $T_2$ , a  $V_{PASS}$  will be applied on  $T_1$  &  $T_3$ , and  $I_D - V_G$  characteristics of  $T_2$  can be measured, as shown in Figure 3c. In this case, irrespective of the states of unselected cells, the correct memory information on selected cells can be successfully sensed. Following this demonstration, the pass disturb is characterized, as shown in Figure 3d, where  $V_{\text{PASS}}$  is applied on T<sub>2</sub> for T<sub>1</sub>& T<sub>3</sub> sensing. Different  $V_{\text{PASS}}$  from 0.9 to 2.5 V are applied, and then  $T_2$   $V_{TH}$  is measured. Similar




Figure 4. Scaled dual-port vertical NAND FeFET operation and integration. (a) Cross-section of the dual-port memory cell and its parameters in TCAD simulation. (b) A 3D model of the dual-port NAND string with 8 WLs. (c) Operation waveforms show erase, write, and read operations. WL3 is the select cell. (d, e) Electric field distribution in the single- and dual-port gate stacks of the pass cell in the HVT state. The electric field induced by  $V_{PASS}$  enhances the depolarization field in the single-port string while it degrades it in the dual-port string. (f) Proposed 3D design for the vertical NAND-compatible structure. It features a core pass gate in the center of the string with a pass gate contact at the bottom. (g-i) Top view and cutline views of the proposed design showing the details of the global pass gate.

to the single cell demonstration on single-port FeFET shown in Figure 2k, severe disturb can happen for a large  $V_{PASS}$ . For example, if  $V_{PASS} = 2.3$  V, then 100  $\mu$ s of pass time can completely flip the memory state, thus posing a serious concern over the state stability. This disturb is of course highly stress bias dependence, as also seen in the read disturb characterization to T<sub>1</sub> & T<sub>3</sub> shown in Figure 3e, where the state is not disturbed.

Dual-port FeFET can eliminate pass disturb by incorporating separate ports for write/read and pass operations. Figure 3f shows the three-transistor NAND string and the corresponding testing waveforms. The p-well body contact shared among the three transistors is used for pass operation. The waveform shows write and read pulses of T1 & T3, and T2 write gate is grounded while the pass bias is applied on the pass gate. Figure 3g and **h** shows the  $I_D - V_G$  characteristics of  $T_1 \& T_3$  when the unselected cell T2 is at the LVT state and the HVT state,

respectively. It shows that sensing of the target cell memory state can be successfully realized. Note that the results also show that a high enough  $V_{
m PASS}$  is required; otherwise, the HVT state device is not fully turned ON, which could limit the string current, as shown in Figure 3h. Figure 3i and j shows study pass disturb in the dual-port NAND FeFET string. The  $V_{
m TH}$  of cell T2 is measured after pass bias is applied to the pass gate. The results show that T2 is not disturbed at all, even when  $V_{\rm PASS}$  = 15 V is applied. These results therefore confirm the pass disturb-free nature of the dual-port NAND string.

# SCALED DUAL-PORT VERTICAL NAND FEFET OPERATION AND INTEGRATION

Previous verifications on a planar dual-port FeFET device and NAND string have demonstrated that the pass disturb-free operation originates from its unique structural property. Such a principle should also be applicable to a vertical NAND array.

To verify the dual-port operation in a practical vertical NAND string, we performed TCAD simulations. The cross-section of a dual-port memory cell and its parameters are shown in Figure 4a. A 3D model of a dual-port NAND string with 8 WLs is shown in Figure 4b. In the simulation, operations to write and read the WL<sub>3</sub> cell is shown in Figure 4c. First, all of the cells are erased, after which the WL<sub>3</sub> cell is read out. To do that, the center pass gate is applied a pass bias, and a WL<sub>3</sub> read bias is applied. In this case, a low string current is read out due to the erase operation. Then, the WL<sub>3</sub> cell is programmed into the LVT state. After the read operation, a high string current is sensed. Therefore, it demonstrates the feasibility of the proposed technique in vertical NAND FeFET string. In addition, Figure 4d and e shows the electric field in the gate stack for both single- and dual-port strings for the pass cell in the HVT state. When  $V_{\rm PASS}$  is applied also on the write gate, the depolarization field in the ferroelectric is enhanced while it is reduced when the pass voltage is applied on the central pass gate in a dual-port FeFET string. The extracted electric field distribution of a NAND string with different  $V_{PASS}$  is shown in Supporting Figure S2. These results demonstrate that pass disturb-free operation is applicable for the vertical NAND array.

It is also worth noting that the proposed design is compatible with existing vertical NAND process integration with minimum overhead. Supporting Figure S3 shows a tentative process integration flow to integrate a center core pass gate. The center core metal can be filled after memory hole etching and subsequent deposition of the ferroelectric, polysilicon channel, and pass gate nonferroelectric dielectric. A few other steps, such as selective deposition of the gate metal for the string select transistor, can be included for complete processing. The resulting 3D structure is shown in Figure 4f. It suggests a similar structure to a conventional vertical NAND array.<sup>24</sup> However, for each string, the central filler is no longer a dielectric but a metallic pass gate, which is connected to a bottom pass gate contact patterned in the bottom substrate in a block. The top view and cutline views in Figure 4g-i show more details. Leveraging the global pass gate, the pass operation can be performed at a low cost.

### CONCLUSIONS

We have performed a comprehensive evaluation of the challenges of the single-port NAND FeFET in handling pass disturb and the effectiveness of the proposed dual-port design through a combined experimental verification and mechanism analysis. We studied the origin of the pass disturbance by analyzing the depolarization field and the applied field. We have shown that the dual-port design is immune to the pass disturbance due to the unique dual-port structure. We also proposed a global bottom pass gate contact and explored the design in highly scaled vertical NAND memory through TCAD simulation. The key significance of this work is to address the obstacles to FeFET in NAND applications caused by the pass disturb, and moreover, this design can be extended to vertical NAND flash storage.

## ASSOCIATED CONTENT

#### **Data Availability Statement**

The data that support the plots within this paper and other findings of this study are available from the corresponding author on reasonable request.

#### Supporting Information

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acsami.4c08190.

Additional data concerning device fabrication; electrical characterization; characterization of the dual-Port BEOL IWO FeFET; extracted electric field of the NAND string; and tentative process flow for the dual-port vertical FeFET-based NAND storage (PDF)

# AUTHOR INFORMATION

#### **Corresponding Author**

Kai Ni – University of Notre Dame, Notre Dame, Indiana 46556, United States; Email: kni@nd.edu

#### **Authors**

Zijian Zhao – University of Notre Dame, Notre Dame, Indiana 46556, United States; oorcid.org/0000-0001-5191-6447

Sola Woo – Georgia Institute of Technology, Atlanta, Georgia 30332, United States

Khandker Akif Aabrar - Georgia Institute of Technology, Atlanta, Georgia 30332, United States

Sharadindu Gopal Kirtania – Georgia Institute of Technology, Atlanta, Georgia 30332, United States

Zhouhang Jiang — University of Notre Dame, Notre Dame, Indiana 46556, United States

Shan Deng - University of Notre Dame, Notre Dame, Indiana 46556, United States

Yi Xiao - Pennsylvania State University, State College, Pennsylvania 16802, United States

Halid Mulaosmanovic - GlobalFoundries Fab1 LLC & Co. KG, Dresden 01109, Germany; o orcid.org/0000-0001-9524-5112

Stefan Duenkel - GlobalFoundries Fab1 LLC & Co. KG, Dresden 01109, Germany

Dominik Kleimaier - GlobalFoundries Fab1 LLC & Co. KG, Dresden 01109, Germany; o orcid.org/0000-0002-7235-

Steven Soss - GlobalFoundries Fab1 LLC & Co. KG, Dresden 01109, Germany

Sven Bever – GlobalFoundries Fab1 LLC & Co. KG, Dresden 01109, Germany

Rajiv Joshi - IBM Thomas J. Watson Research Center, Yorktown Heights, New York 10598, United States

Scott Meninger - MIT Lincoln Laboratory, Lexington, Massachusetts 02421, United States

Mohamed Mohamed – MIT Lincoln Laboratory, Lexington, Massachusetts 02421, United States

Kijoon Kim - Samsung Electronics Co., Ltd, Hwaseong, Gyeonggi 18448, South Korea

Jongho Woo - Samsung Electronics Co., Ltd, Hwaseong, Gyeonggi 18448, South Korea

Suhwan Lim - Samsung Electronics Co., Ltd, Hwaseong, Gyeonggi 18448, South Korea

Kwangsoo Kim - Samsung Electronics Co., Ltd, Hwaseong, Gyeonggi 18448, South Korea

Wanki Kim - Samsung Electronics Co., Ltd, Hwaseong, Gyeonggi 18448, South Korea

Daewon Ha - Samsung Electronics Co., Ltd, Hwaseong, Gyeonggi 18448, South Korea

Vijaykrishnan Narayanan – Pennsylvania State University, State College, Pennsylvania 16802, United States

Suman Datta - Georgia Institute of Technology, Atlanta, Georgia 30332, United States

Shimeng Yu - Georgia Institute of Technology, Atlanta, Georgia 30332, United States

Complete contact information is available at: https://pubs.acs.org/10.1021/acsami.4c08190

#### **Author Contributions**

K.N., V.N., and S.D. proposed and supervised the project. Z.Z., Z.J., S.D., and Y.X. performed FEOL FeFET experimental verification. K.A.A. and S.G.K. performed BEOL FeFET experimental verification. S.W. and S.Y. conducted 3D TCAD simulations. H.M., S.D., D.K., S.S., and S.B. fabricated the FEOL FeFET devices. R.J. helped with the device validation. S.M., and M.M. helped with the FDSOI FeFET operations as a dual-port FeFET. S.L., K.K., K.K., W.K., and D.H. helped discussion of the project. All authors contributed to write-up of the manuscript.

The authors declare the following competing financial interest(s): An invention disclosure has been submitted through the Pennsylvania State University.

### ACKNOWLEDGMENTS

This work was partly supported by SUPREME and PRISM, two of the JUMP 2.0 centers, NSF 2312884, and the United States Air Force under Air Force Contract No. FA8702-15-D-0001. Any opinions, findings, conclusions, or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the United States Air Force. This work is funded by the German Bundesministerium für Wirtschaft (BMWI) and by the State of Saxony in the frame of the "Important Project of Common European Interest (IPCEI)".

#### REFERENCES

- (1) Compagnoni, C. M.; Goda, A.; Spinelli, A. S.; et al. Reviewing the Evolution of the NAND Flash Technology. Proc. IEEE 2017, 105, 1609-1633.
- (2) Jang, J.et al. Vertical Cell Array Using TCAT (Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory. In 2009 Symposium on VLSI Technology; IEEE, 2009; pp 192-193.
- (3) Goda, A. Recent Progress on 3D NAND Flash Technologies. Electronics 2021, 10, 3156.
- (4) Kim, J.et al. Novel Vertical-Stacked-Array-Transistor (VSAT) for Ultra-High-Density and Cost-Effective NAND Flash Memory Devices and SSD (Solid State Drive). In 2009 Symposium on VLSI Technology; IEEE, 2009; pp 186-187.
- (5) Meyer, R.; Fukuzumi, Y.; Dong, Y. 3D NAND Scaling in the Next Decade. In 2022 International Electron Devices Meeting (IEDM); IEEE, 2022; p 26-1.
- (6) Hynix, S. SK Hynix Showcases Samples of World's First 321-Layer NAND. https://news.skhynix.com/sk-hynix-showcases-samples-of-worlds-first-321-layer-nand/. (Accessed April 08, 2024).
- (7) Goda, A. 3-D NAND Technology Achievements and Future Scaling Perspectives. IEEE Trans. Electron Devices 2020, 67, 1373-
- (8) Böscke, T. S.; Müller, J.; Bräuhaus, D.; Schröder, U.; Böttger, U. Ferroelectricity in Hafnium Oxide Thin Films. Appl. Phys. Lett. 2011, 99, No. 102903.
- (9) Schroeder, U.; Park, M. H.; Mikolajick, T.; Hwang, C. S. The Fundamentals and Applications of Ferroelectric HfO2. Nat. Rev. Mater. 2022, 7, 653-669.

- (10) Florent, K.et al. First Demonstration of Vertically Stacked Ferroelectric Al Doped HfO2 Devices for NAND Applications. In 2017 Symposium on VLSI Technology; IEEE, 2017; pp T158-T159.
- (11) Zeng, B.; Liu, C.; Dai, S.; et al. Electric Field Gradient-Controlled Domain Switching for Size Effect-Resistant Multilevel Operations in HfO2-Based Ferroelectric Field-Effect Transistor. Adv. Funct. Mater. 2021, 31, No. 2011077.
- (12) Zeng, B.; Liao, M.; Peng, Q.; et al. 2-Bit/Cell Operation of Hf0.5Zr0.5O2 Based FeFET Memory Devices for NAND Applications. IEEE J. Electron Devices Soc. 2019, 7, 551-556.
- (13) Chatterjee, S.; Thomann, S.; Ni, K.; Chauhan, Y. S.; Amrouch, H. Comprehensive Variability Analysis in Dual-Port Fefet for Reliable Multi-Level-Cell Storage. IEEE Trans. Electron Devices 2022, 69, 5316-5323.
- (14) Mulaosmanovic, H.; Dunkel, S.; Muller, J.; et al. Impact of Read Operation on the Performance of HfO2-Based Ferroelectric FETs. IEEE Electron Device Lett. 2020, 41, 1420-1423.
- (15) Micheloni, R.; Aritome, S.; Crippa, L. Array Architectures for 3-D NAND Flash Memories. Proc. IEEE 2017, 105, 1634-1649.
- (16) Prince, B. Vertical 3D Memory Technologies; John Wiley & Sons,
- (17) Aritome, S. NAND Flash Memory Technologies; John Wiley & Sons, 2015.
- (18) Micheloni, R.; Crippa, L.; Marelli, A. Inside NAND Flash Memories; Springer Science & Business Media, 2010.
- (19) Suh, K.-D.; et al. A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme. IEEE J. Solid-State Circuits 1995, 30, 1149-1156.
- (20) Kang, M.; Kim, Y. Natural Local Self-Boosting Effect in 3D NAND Flash Memory. IEEE Electron Device Lett. 2017, 38, 1236-1239.
- (21) Mulaosmanovic, H.; Kleimaier, D.; Dünkel, S.; et al. Ferroelectric Transistors with Asymmetric Double Gate for Memory Window Exceeding 12 V and Disturb-Free Read. Nanoscale 2021, 13, 16258-16266.
- (22) Zhao, Z.; Deng, S.; Chatterjee, S.; et al. Powering Disturb-Free Reconfigurable Computing and Tunable Analog Electronics with Dual-Port Ferroelectric FET. ACS Appl. Mater. Interfaces 2023, 15, 54602-54610.
- (23) Dünkel, S.et al. A FeFET Based Super-Low-Power Ultra-Fast Embedded NVM Technology for 22nm FDSOI and Neyond. In 2017 IEEE International Electron Devices Meeting (IEDM); IEEE, 2017, p
- (24) Park, K.-T.; Nam, S.; Kim, D.; et al. Three-Dimensional 128 Gb MLC Vertical NAND Flash Memory with 24-WL Stacked Layers and 50 MB/S High-Speed Programming. IEEE J. Solid-State Circuits 2015, 50, 204-213.