Letter

Reconfigurable Integrated High-Speed Thermal Metamaterial Pixel Arrays

Yibai Zhong, Xiu Liu, Zexiao Wang, Tianyi Huang, Jingyi Zou, Sen Lin, Xiao Luo, Zhuo Li, Rui Cheng, Xu Zhang,* and Sheng Shen*

Cite This: *Nano Lett.* 2025, 25, 12712–12718

Read Online

ACCESS | Metrics & More | Article Recommendations | Supporting Information

ABSTRACT: Thermal signatures carry unique infrared appearances and spectral fingerprints of objects, but controlling them across spatial, temporal, and spectral domains remains challenging due to thermal emission's slow, diffuse, and broadband emitting nature. We demonstrate a reconfigurable ultrafast thermal metamaterial pixel array integrating active metasurfaces with dual-gate graphene transistors (Gr-FETs). Each pixel's Gr-FETs provide heater-switch dual functionalities: one as a broadband transparent microheater supporting arbitrary metasurface designs for multicolor, narrowband infrared emission with ultrafast modulation speed of minimum 187 kHz, and the other as an electrical switch enabling unified array control without compromising emission intensity. Decoupling thermal generation and emission design processes, our approach provides unprecedented programming flexibility across space, time, and wavelength. Our fabricated array experimentally demonstrated 26 alphabetical letters through progressive scanning, paving the way for universal thermal signature control in advanced thermal-infrared applications.

KEYWORDS: thermal signatures, metamaterial pixels, thermal emission

As the infrared appearance of objects, thermal signatures are fundamentally governed by thermal radiation, which carries spectral fingerprints of molecular species and spans two atmospheric transparent windows.[1−4] The ubiquity and importance of thermal radiation underpin a broad range of applications, including active thermography and infrared therapy in medicine,[5−9] thermal integrated photonics and active metamaterials,[10−18] thermal camouflage, management and encryption,[19−24] and thermal microelectro-mechanical systems (MEMS).[25−29] However, the ability to dynamically control thermal-infrared signatures across spatial, spectral, and temporal dimensions remains elusive due to material limitations and design complexities. While various nanophotonic structures have been employed to realize spectral, directional, and polarization control of thermal emission, these implementations are generally static and limited to single-pixel demonstrations. Recently, active metasurfaces incorporating phase-change materials, electrochemical fluids, or micromechanical machines have enabled some degree of dynamic control, but they still suffer from restricted modulation contrast, slow speed, and fabrication challenges at scale. Therefore, large-area dynamic thermal pixel arrays capable of achieving high resolution spatial modulation, high contrast and fast response are highly desired for effective manipulation of thermal signatures.[30]

In the visible spectrum, the implementation of scalable pixelated arrays has been well established in visual display technologies, most notably through active-matrix electroluminescent displays utilizing thin-film transistors.[31,32] In contrast, thermal-infrared pixel techniques remain in a nascent stage. Existing work predominantly relies on direct in-plane electrical routing, which imposes constrains on pixel density, scalability and power consumption.[33,34] Recent advancements in passive-matrix configurations,[30,35] wherein the pixel element is positioned at the intersection of perpendicular back column and front row electrode lines, offer partial relief by reducing wiring complexity. Yet they have been constrained by fabrication complexities and fundamentally limited by the Alt-Pleshko effect.[31,36] The realization of active thermal-infrared pixels requires devices that combine high-speed switching, broadband infrared transparency and compatibility with emitters. Graphene field-effect transistors (Gr-FETs) are uniquely positioned to meet these demands. Owing to its

atomically thin nature,[37−39] graphene exhibits broadband transparency consistently above 90% from visible to far-infrared wavelengths, thereby minimizing its interference with the thermal radiation signals emitted or received by the integrated devices. In addition, the ultrasmall thermal mass of graphene enables ultrafast electrothermal responses.[40−43] Nevertheless, conventional Gr-FETs suffer from substantial leakage currents due to monolayer graphene (MLG)'s semimetallic nature,[44−46] resulting in significant emission crosstalk.[47]

In this work, we develop a reconfigurable thermal metamaterial pixel architecture that overcomes these long-standing barriers through the monolithic integration of dual gate Gr-FETs with active infrared metasurfaces. The dual-gate control of each pixel enables "heater-switch" duality for Gr-FETs, where transistors can not only behave as transparent tunable microheaters integrated with arbitrary plasmonic metamaterials for thermal emission control, but also act as analog switches for thermal power regulation, simultaneously maximizing thermal contrast and minimizing interpixel emission crosstalk. The dual-gate design enables dynamic tuning of thermal-infrared pixel power distribution and thermal emission, without the need for complex voltage routing or mechanical modulation. Our transient measurement further verifies that the switching speed of such thermal pixels can be ultrafast owing to extremely small thermal mass of MLG, without compromising its emission intensity. The time constant of the transient modulation can be as small as 1.87 μs, which can be orders of magnitude faster than previously reported devices with similar functionalities.[30,34,42,48] More-over, since large-area MLG can be synthesized via cost-effective low pressure chemical vapor deposition (LPCVD) production with simple carbon precursor[49−52] and transferred onto almost all substrates for van der Waals integration,[53−55] we experimentally realize a large-area active matrix thermal pixel array operating under a unified gate-driving scheme and demonstrate programmable emission patterns, including arbitrarily addressing each or every row of the pixels as well as full A-Z alphabet rendering through progressive scanning. By decoupling the heat control from thermal-infrared emission shaping at the pixel level, this platform introduces a scalable strategy for spatiotemporal and spectral control of infrared signals with submillisecond response, paving the way for advanced larger scale thermal displays, adaptive camouflage and high-speed infrared communication.

The cores of our system are reconfigurable thermal metamaterial pixels, designed to deliver localized, spectrally selective, and rapidly switchable infrared emission. To demonstrate the scalability and programmability of our platform, we fabricate an array of thermal metamaterial pixels as a reconfigurable infrared display. The fabricated device is wire bonded onto a chip holder (Figure 1a) and integrated into external controlling circuits. To allow for scalable integration, we arrange pixels in rows and columns with shared source-drain and gate lines, implementing the active-matrix addressing schemes used in visual display technology. As displayed in Figure 1b, the thermal metamaterial array consists of 9 pixels arranged into three rows by three columns. The parallel connection of pixels in each row realizes consistent source/drain voltage configurations across each pixel, enabling active-matrix style addressing with minimal wiring complexity. As proof of concept, we implement a progressive scanning protocol that activates specific pixels in


Figure 1. Reconfigurable three-by-three thermal metamaterial pixel array. (a) Wire-bonded devices onto a 24-pin chip holder containing multiple three-by-three thermal metamaterial pixel arrays (scale bar: 90 mm). (b) Zoomed-in scanning electron microscopy (SEM) image of a three-by-three thermal metamaterial pixel array (scale bar: 50 μm), composed of pixel rows with parallel connectivity and shared control gates along the column, enabling a unified gate-driving scheme. Each thermal metamaterial pixel unit consists of an MM Gr-FET located in the center of the pixel and four L-shaped PU Gr-FETs surrounding it. Four analog voltage inputs are needed to operate one pixel: the four PU Gr-FETs are connected in parallel with each other and are controlled by the same gate ($V_{G,PU}$). The MM Gr-FET is controlled by another gate ($V_{G,MM}$) and connects in series with the PU Gr-FETs. Each pixel on the same row shares the same V_S and V_D. (c) Progressive scan across the array rendering letters A-Z (scale bar: 50 μm). The 5 V potential difference created between one selected pair of source/drain lines enables individual pixel or full-row addressing with tuning of gate voltages.

sequence to form programmable infrared patterns. As demonstrated in Figure 1c, the 9-pixel array scans through each row of pixels with one, two or three pixels light up at the desired locations. Using this approach, we successfully render all 26 Latin alphabet letters in real-time by progressively scanning through rows of pixel combinations across the array. Each pixel consists of a central metasurface-integrated microscale graphene thermal engine (MM Gr-FET) sur-rounded by four peripheral-unit graphene transistors (PU Gr-FETs) configured as voltage-controlled switches. Within each pixel, the MM Gr-FET acts as the primary emitter, delivering Joule heating via source (V_S) and drain (V_D) to a spectrally engineered metasurface that defines the emission wavelength. The PU Gr-FETs act as tunable resistive pathways that gate power delivery to the MM device, enabling a high degree of thermal contrast through selective voltage gating. The bottom gates and the source/drain lines for all transistors are fabricated of Au with aluminum oxide (Al_2O_3) as the dielectric layer and thermal oxide (SiO_2) Si wafer as the substrate. All the fabrication steps are compatible with the complementary metal-oxide-semiconductor (CMOS) process, as discussed in Supporting Information 5.

To validate the ability of individually turning on and off individual pixel units, a single thermal metamaterial pixel is fabricated and characterized. As demonstrated in the false-color SEM image (Figure 2a), the four PU transistors parallelly


Figure 2. Reconfigurable ultrafast thermal metamaterial pixel unit. (a) SEM image with false colors of a thermal metamaterial pixel unit (scale bar: 20 μm). The source/drain lines are colored yellow, and the graphene area are colored blue. The cyan and green colors represent gate electrodes for the MM Gr-FET and PU Gr-FETs. (b) Zoomed-in view showing the metamaterial on top of the MM Gr-FET (scale bar: 10 μm). (c) Emissivity simulation of Au metasurfaces with side length of 500 nm. (d) The experimental measurement of a fabricated metasurface with side length of 500 nm shows good agreement with the simulation.

connect the V_D of the pixel on one side and the MM transistor on the other side, which then connects the V_S of the pixel via the MM transistor. Since $V_D > V_S$ is commonly set for the pixel, the four PU Gr-FETs can effectively pull up the potential across the MM transistor when their channel resistances are lowered by the shared bottom gates ($V_{G,PU}$). Meanwhile, the MM transistor controlled by another bottom gate $V_{G,MM}$ can have their channel resistance varied simultaneously to increase or decrease their surface temperature rise. Therefore, when the pixels are assembled into arrays, instead of allocating individual gates for each pixel, the pixels along the same y-direction share the same gate lines, therefore significantly reduces the control complexity. Yet each pixel remains individually addressable as long as power inputs are applied across only one designated row in progressive scanning, crossing the two gate voltage potentials applied to the desired pixel column.

Since thermal emission results from the product of emissivity and Planck blackbody radiation, we strategically design the pixel region (Figure 2b) with metamaterials exhibiting near-unit emissivity resonance, while the surrounding PU regions remain spectrally neutral due to graphene's low emissivity and infrared transparency. This configuration enhances emission contrast, complementing the temperature difference achieved through our pixel circuit architecture. The metamaterials are also highly customizable — the geometry

variation of their units would lead to narrow-band thermal emission peaking at designated mid-infrared wavelength of 2.9 μm, as demonstrated and validated in Figures 2c and 2d. By separating the mechanisms of heat generation and spectral emission, this pixel architecture enables unmatched flexibility in dynamically programming thermal output across spatial, temporal, and spectral regimes.

To further evaluate the electrothermal performance of the pixel array, we characterize the electrical and material properties of the monolayer graphene synthesized via LPCVD (details in Supporting Information 5). Gr-FET test structures, as shown in Figure 3a-inset, are fabricated following the same fabrication steps as the pixelated devices (details in Supporting Information 5) to assess their carrier mobility and contact resistance. The channel width is 20 μm with four different channel lengths of 5 μm, 10 μm, 20 and 50 μm so that the contact resistance and mobility of MLG can be measured via transmission line method (TLM).[56] When a constant source-drain voltage V_{DS} = 50 mV is applied across each of the channels, the contact resistance of the device is estimated to be around 200 Ω (detailed in Supplementary Note 1), which is more than 1 order of magnitude smaller than that of the graphene film and hence can be neglected. The field-effect carrier mobility of graphene μ can be modeled using the Drude model with the I_{DS}-V_G measurement results shown in Figure 3a:

$$\mu = \frac{L}{W} \frac{1}{C'_{OX}} \frac{1}{V_{DS}} \frac{dI_{DS}}{dV_G} \tag{1}$$

where L and W are channel length and width of the Gr-FET, I_{DS} and I_G are the measured channel current and gate voltage set for the Gr-FET, and $C'_{OX} = \varepsilon_r \varepsilon_0 / d$ representing the capacitance of Gr-FET per unit area with ε_r equaling the relative permittivity of Al$_2$O$_3$ dielectric layer and ε_0 being the vacuum permittivity. The maximum hole mobility is estimated to be around 1100 cm^2/(V s), with the Dirac point being close to neutral gate voltage, which indicates a good carrier mobility with minimum doping for LPCVD-synthesized graphene. Raman spectroscopy confirms monolayer graphene's quality and low defect density (Supplementary Note 2), validating that the LPCVD graphene is suitable for high performance thermal modulation.

Based on high quality MLG, the geometric design of the fabricated thermal metamaterial pixels shown in Figure 2a is further optimized and finalized. Each pixel shall consist of a central square-shaped MM Gr-FET with a side length of 20 μm, covered by Au metasurface layer serving as an emitter. Surrounding the MM Gr-FET are four L-shaped PU Gr-FETs, left optically transparent to minimize background emission. The four PU Gr-FETs, when connected in parallel, are designed with a larger surface area than the MM transistor to dissipate residual heat. Under identical gate voltage, the PU Gr-FETs exhibit nearly four times higher resistance than the MM Gr-FET. The electrical conductivities of the two sets of Gr-FETs (σ_{MM} and σ_{PU}) are governed by both field-induced charge carriers (tunable via gate bias) and residual carriers (n_{res}) accounting for charge transport near the Dirac point.[44,46] These conductivities can be modeled as

$$\begin{cases} \sigma_{MM} = n_{res}e\mu + C'_{ox}|V_{G,MM} - V_{Dirac,MM}|\mu \\ \sigma_{PU} = n_{res}e\mu + C'_{ox}|V_{G,PU} - V_{Dirac,PU}|\mu \end{cases} \tag{2}$$

Figure 3. Characterization of the MLG and single thermal metamaterial pixels. (a) Electrical I_{DS}-V_G characterization with V_{DS} = 50 mV on graphene FET test structures (inset with scale bar: 20 μm). The maximum charge carrier mobility estimated from the curve gradient is 1100 cm^2/(V s). (b) Dual-gate electrical characterization of the thermal metamaterial pixel. The I_{DS}-V_G measurement shows that the overall channel resistance of the pixel increases as $V_{G,PU}$ changes from −6 to 3 V. The variation of $V_{G,MM}$ further changes the distribution of internal power, turning the pixel off by decreasing the channel resistance of the heater transistor when the overall channel resistance is high ("Pixel off"), and vice versa ("Pixel on"). (c) Calculated power distribution on the MM Gr-FET verifies the aforementioned configurations. (d) to (g) Steady-state simulation and experiment thermal characterization of the pixel (scale bar: 20 μm). V_{DS} = 7 V. $V_{G,MM}$ = 7.9 V, $V_{G,PU}$ = −4.4 V when pixel-on, $V_{G,MM}$ = −8.6 V, $V_{G,PU}$ = 4.2 V when pixel-off.

where $V_{G,MM}$-$V_{Dirac,MM}$ and $V_{G,PU}$-$V_{Dirac,PU}$ are the potential difference between gate voltages and Dirac points of MM Gr-FET and PU Gr-FET, respectively. The $n_{res}e\mu$ term captures the residual conductivity of graphene at the Dirac point, which arises from diffusive transport driven by carrier density fluctuations, induced by charged impurities typically located in the substrate or at the graphene-substrate interface.[57] Assuming negligible contact resistance, the total channel resistance of the thermal metamaterial pixel can hence be expressed as

$$R_{channel} = \frac{1}{\sigma_{MM}}\frac{L_{MM}}{W_{MM}} + \frac{1}{\sigma_{PU}}\frac{L_{PU}}{W_{PU}} \quad (3)$$

where $\frac{1}{\sigma_{MM}}\frac{L_{MM}}{W_{MM}} = R_{MM}$, $\frac{1}{\sigma_{PU}}\frac{L_{PU}}{W_{PU}} = R_{PU}$, accounting for the contributions from the MM Gr-FET and the PU Gr-FETs, respectively. The effective geometric aspect ratio $\frac{L_{MM}}{W_{MM}} = 1$ and $\frac{L_{PU}}{W_{PU}} = 3.91$. Therefore, the thermal metamaterial pixel can be turned on and off via concurrent gate tuning of both the MM Gr-FET ($V_{G,MM}$) and the PU Gr-FETs ($V_{G,PU}$): as measured in Figure 3b, when V_{DS} = 50 mV and $V_{G,PU}$ = 3 V (set close to the Dirac point of the PU Gr-FETs), the overall I_{DS} of the pixel is small regardless of $V_{G,MM}$ due to the dominant larger resistance of PU Gr-FETs. Further biasing $V_{G,MM}$ negatively reduces the MM Gr-FET channel resistance, resulting in the majority of the voltage drop to occur across the PU Gr-FETs, minimizing the power dissipation in the MM Gr-FET microheater and effectively turning the pixel off, as evidenced by the measured I_{DS} in Figure 3b using eqs 2 and 3 and demonstrated in Figure

3c (detailed calculation in Supplementary Note 3). On the contrary, when $V_{G,MM}$ = 4 V (near the Dirac point of the MM Gr-FET) and when $V_{G,PU}$ is set negatively away from the Dirac point, the pixel can be turned on and the power is funneled into the MM Gr-FET microheater. This configuration results in an increase in the total I_{DS} compared with the off case (Figure 3b), and localizes heating at the emitter, as shown in Figure 3c.

To further model and optimize the pixel's thermal response under dual-gate control, we establish a steady state thermo-electrical simulation via COMSOL Multiphysics. The source-drain voltage V_{DS} is set to a constant 7 V, while the background temperature is set to 298 K. The model reveals strong thermal localization in the MM Gr-FET under appropriate gate biasing. The pixel is turned on when $V_{G,MM}$ = 7.9 V and $V_{G,PU}$ = −4.4 V, as shown in Figure 3d, where the MM Gr-FET reaches a temperature rise of nearly 15 K while the PU Gr-FETs have a lower temperature rise of 3 K. On the other hand, when $V_{G,MM}$ = −8.6 V and $V_{G,PU}$ = 4.2 V, the pixel is turned off as displayed in Figure 3e, where temperature rise at the MM Gr-FET is 2 K while the PU Gr-FETs maintain a temperature rise of around 3 K. Such predicted thermal performance is further verified by thermal mapping under an infrared camera shown in Figures 3f and 3g. Notably, the residual heat from the PU Gr-FETs is consistently invisible under thermal mapping due to the high transparency of monolayer graphene and the low emissivity of Au underneath. Meanwhile, >15 K temperature rise from the MM Gr-FET is captured when the pixel is on, while its temperature rise is <3 K when the pixel is turned off, demonstrating high spatial thermal contrast controlled purely by electrostatic gating. The lack of visible emission from the

Figure 4. Transient analysis of single thermal metamaterial pixels. (a) Temperature simulation and thermoreflectance measurement of the MM Gr-FET area under square-wave gate voltage ($V_{G,PU}$ and $V_{G,MM}$) modulations (15 μs period; 50% duty cycle), with key frames of interest captured and plotted in (b) to (e). V_{DS} is maintained at constant 5 V for both analyses. The minimum 3-dB cutoff frequencies are calculated to be 126 kHz for the simulation and 187 kHz under measurement.

PU Gr-FETs further confirms the high IR transparency of monolayer graphene and the spectral selectivity of the metasurface design. This new methodology paves the way for implementing large scale infrared pixel arrays without compromising control capability or thermal contrast. To assess the switching speed and cutoff frequencies of the thermal metamaterial pixels, time-domain thermoreflectance measurements are conducted with respect to the MM transistor. As plotted in Figure 4a, by alternating the gate voltages between the on-state pair ($V_{G,MM}$ = 3 V and $V_{G,PU}$ = −6 V) and off-state pair ($V_{G,MM}$ = −9 V and $V_{G,PU}$ = 3 V) every 7.5 μs, with V_{DS} is maintained at 5 V, we measure the temporal evolution of pixel heating and cooling. The simulated temperature rise and the measured reflectance change exhibit excellent agreement in their dynamics. When turned on and off, transient simulations show the 10−90% rising time t_r and falling time t_f of 2.73 and 2.77 μs, respectively, corresponding to a minimum 3-dB cutoff frequency of $f_c = 0.35/t_f$ = 126 kHz.[47] As captured in Figures 4b to 4e (image capturing detailed in Supporting Information 5), the reflectance change $\Delta R/R$ captured from the heater surface is found to decrease when the pixel switches from off to on state and increase back to zero when the pixel turns off (Supplementary Video), with the 10−90% rising time being 1.87 μs and the falling time being 1.33 μs, corresponding to a minimum 3-dB cutoff frequency of 187 kHz. These results confirm that the pixel switching is governed by the ultralow thermal mass of monolayer graphene, which is a key advantage compared with the slower time scales typical of electro-chemical materials or bulk heaters.[58−61]

With the fast transient response of pixels combined with flexible control schemes, high-speed progressive scanning for the entire thermal metamaterial pixel array to form dynamic patterns hence becomes viable. Such array configuration also allows pixel-level switching without setting a series of different source-drain bias for pixels located differently, dramatically reducing circuit complexity and power overhead as arrays scale. Take the center pixel A shown in the dashed box of Figure 1b as an example, to turn it on and keep the remaining pixels off with maximum power line potential of 5 V being set for

scanning operation, the middle row where pixel A is located can have a constant $V_{DS} = V_D − V_S$ = 5 V (V_D = 5 V and V_S = 0 V). For the row above pixel A, all the source/drain lines share the same voltage as V_S, and for the row below pixel A, V_D is set for the remaining source/drain lines. Therefore, no other pixel rows are illuminated because of the net zero voltage drop. $V_{G,MM}$ = 3 V and $V_{G,PU}$ = −6 V are hence applied to the gate columns for pixel A to turn it on, while $V_{G,MM}$ = −9 V and $V_{G,PU}$ = 6 V are maintained for the other columns to mute the remaining pixels on the same row. Similar procedures can be followed for any other pixels, which are demonstrated in Supplementary Note 4. Moreover, one can also set $V_{G,MM}$ = 3 V and $V_{G,PU}$ = −6 V for multiple gate voltage columns, effectively turning on many or even all the pixels on the same row simultaneously without compromising their intensities (details shown in Supplementary Note 4), where the progressive scanning scheme realizing dynamic thermal display becomes viable. Such versatile operation successfully demonstrates the feasibility of using our architecture for reconfigurable thermal displays and dynamic thermal encoding at the microscale.

In summary, we demonstrate a CMOS-compatible platform for reconfigurable pixelated thermal metamaterial arrays that achieve ultrafast, high contrast and spectrally selective infrared emission via electrostatic gating of dual-function Gr-FETs. With three-by-three thermal metamaterial pixel arrays, we demonstrate the display of all the 26 Latin alphabet letters via progressive scanning. The ultralow emissivity of MLG decouples temperature and emission patterns and enables flexible integration of various thermally excited infrared emitting materials such as metasurfaces and nanoparticles with diverse materials and geometries, thus allowing highly customizable spectrum, polarization, and direction of the infrared emission. Our demonstration of submillisecond switching, narrowband spectral tunability, and programmable 2D pattern formation establishes a new class of active thermal devices with unique capabilities in space, time, and frequency domains, thus addressing the increasing demand of advanced infrared and thermal applications at micro and nanoscale.

■ ASSOCIATED CONTENT

ⓈⅠ Supporting Information

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acs.nanolett.5c03156.

> Contact resistance measurement, Raman spectroscopy of graphene, calculation of electrical conductivity and channel resistance of thermal metamaterial pixels, thermal mapping results, and materials and methods (PDF)
>
> Thermoreflectance measurement (MP4)

■ AUTHOR INFORMATION

Corresponding Authors

Xu Zhang − *Department of Mechanical Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States; Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States*; Email: xuzh@cmu.edu

Sheng Shen − *Department of Mechanical Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States;* ⓞ orcid.org/0000-0002-9951-0814; Email: sshen1@cmu.edu

Authors

Yibai Zhong − *Department of Mechanical Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States*

Xiu Liu − *Department of Mechanical Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States;* ⓞ orcid.org/0009-0000-1802-691X

Zexiao Wang − *Department of Mechanical Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States;* ⓞ orcid.org/0000-0002-2170-6112

Tianyi Huang − *Department of Mechanical Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States*

Jingyi Zou − *Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States*

Sen Lin − *Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States*

Xiao Luo − *Department of Mechanical Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States*

Zhuo Li − *Department of Mechanical Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States*

Rui Cheng − *Department of Mechanical Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, United States*

Complete contact information is available at:
https://pubs.acs.org/10.1021/acs.nanolett.5c03156

Author Contributions

These authors contributed equally: Y.Z., X. Liu, Z.W., and T.H. S.S., X.Z., and Y.Z. conceived the project with S.S. and X.Z. providing overall supervision. Y.Z., Z.W., and X. Liu led the device design and optimization. T.H. led the circuit design and optimization. The electrothermal simulations were done by Y.Z. and Z.W. and the optical simulations were conducted by X. Liu. The graphene layers were grown and transferred by Y.Z. and J.Z., and metasurface fabrication was finished by X. Liu, Y.Z., and S.L., with inputs from Z.W and T.H. The experimental setup and characterization were undertaken by Y.Z., X. Liu, and T.H. The data analysis was led by X. Liu, Y.Z., S.S., and X.Z., with contributions from all coauthors including Z.L., X. Luo, R.C., J.Z., The manuscript was written by Y.Z., X. Liu, and S.S., with contributions from all coauthors.

Notes

The authors declare the following competing financial interest(s): S.S., X. Liu, and Y.Z. have filed an invention disclosure based on this work. The remaining authors declare no competing interests.

■ ACKNOWLEDGMENTS

■ REFERENCES

(1) Tien, C. L. Thermal Radiation Properties of Gases. *Adv. Heat Transf* **1969**, 5, 253−324.

(2) De Wilde, Y.; et al. Thermal radiation scanning tunnelling microscopy. *Nature 2006 444:7120* **2006**, 444, 740−743.

(3) Catalanotti, S.; et al. The radiative cooling of selective surfaces. *Sol. Energy* **1975**, 17, 83−89.

(4) Griffith, A. G.; et al. Silicon-chip mid-infrared frequency comb generation. *Nature Communications* **2015**, 6, 1−5.

(5) Lahiri, B. B.; Bagavathiappan, S.; Jayakumar, T.; Philip, J. Medical applications of infrared thermography: A review. *Infrared Phys. Technol.* **2012**, 55, 221−235.

(6) Vatansever, F.; Hamblin, M. R. Far infrared radiation (FIR): its biological effects and medical applications. *Photonics Lasers Med.* **2012**, 1, 255.

(7) Kirimtat, A.; Krejcar, O.; Selamat, A. A Mini-review of Biomedical Infrared Thermography (B-IRT). *Bioinformatics and Biomedical Engineering* **2019**, 11466, 99−110.

(8) *Application of Infrared to Biomedical Sciences*; Springer Singapore: 2017. DOI: 10.1007/978-981-10-3147-2.

(9) Beć, K. B.; Grabska, J.; Huck, C. W. Biomolecular and bioanalytical applications of infrared spectroscopy - A review. *Anal. Chim. Acta* **2020**, 1133, 150−177.

(10) Roberts, G.; et al. 3D-patterned inverse-designed mid-infrared metaoptics. *Nature Communications* **2023**, 14, 1−12.

(11) Fang, Z.; et al. Ultra-low-energy programmable non-volatile silicon photonics based on phase-change materials with graphene heaters. *Nat. Nanotechnol* **2022**, 17, 842−848.

(12) Zhou, M.; et al. Self-Focused Thermal Emission and Holography Realized by Mesoscopic Thermal Emitters. *ACS Photonics* **2021**, 8, 497−504.

(13) Wang, Z.; et al. Phase change plasmonic metasurface for dynamic thermal emission modulation. *APL Photonics* **2024**, 9, 010801.

(14) Jing, L.; et al. Electrically driven nanoantenna metasurface for coherent thermal emission. *Appl. Phys. Lett.* **2023**, 123, 161703.

(15) Liu, X.; et al. Electrically driven thermal infrared metasurface with narrowband emission. *Appl. Phys. Lett.* **2022**, 121, 131703.

(16) Cahill, D. G.; et al. Nanoscale thermal transport. II. 2003−2012. *Appl. Phys. Rev.* **2014**, 1, 011305.

(17) Yao, Y.; et al. Electrically tunable metasurface perfect absorbers for ultrathin mid-infrared optical modulators. *Nano Lett.* **2014**, 14, 6526−6532.

(18) Yao, Y.; et al. High-responsivity mid-infrared graphene detectors with antenna-enhanced photocarrier generation and collection. *Nano Lett.* **2014**, 14, 3749−3754.

(19) Li, Z.; et al. Brochosome-inspired binary metastructures for pixel-by-pixel thermal signature control. *Sci. Adv.* **2024**, *10*, No. eadl4027.

(20) Wang, L.; Li, Z.; Shen, S.; Wong, T.-S. Geometric design of antireflective leafhopper brochosomes. *Proc. Natl. Acad. Sci. U. S. A.* **2024**, *121*, No. e2312700121.

(21) Salihoglu, O.; et al. Graphene-Based Adaptive Thermal Camouflage. *Nano Lett.* **2018**, *18*, 4541−4548.

(22) Wang, J.; et al. Multilevel Information Encryption Mediated by Reconfigurable Thermal Emission in Smart Bilayer Material. *Laser Photon Rev.* **2024**, DOI: 10.1002/lpor.202301106.

(23) Tong, J. K.; et al. Infrared-Transparent Visible-Opaque Fabrics for Wearable Personal Thermal Management. *ACS Photonics* **2015**, *2*, 769−778.

(24) Cao, F.; et al. Enhanced Thermal Stability of W-Ni-Al2O3 Cermet-Based Spectrally Selective Solar Absorbers with Tungsten Infrared Reflectors. *Adv. Energy Mater.* **2015**, *5*, 1401042.

(25) Lau, G. K.; Goosen, J. F. L.; van Keulen, F.; Chu Duc, T.; Sarro, P. M. Powerful polymeric thermal microactuator with embedded silicon microstructure. *Appl. Phys. Lett.* **2007**, *90*, 214103.

(26) Yun, H. S.; Liu, X.; Salihoglu, H.; Li, Z.; Shen, S. Electromechanically reconfigurable plasmonic nanoslits for efficient nano-opto-electro-mechanical tuning. *Materials Today Physics* **2024**, *42*, 101369.

(27) Yeo, J.; et al. Single Nanowire Resistive Nano-heater for Highly Localized Thermo-Chemical Reactions: Localized Hierarchical Heterojunction Nanowire Growth. *Small* **2014**, *10*, 5015−5022.

(28) Kim, H.; et al. Hybrid Plasmonic-GeTe Active Metasurfaces with High Tunability. *Adv. Photonics Res.* **2025**, *6*, 2400132.

(29) Luke, K.; Okawachi, Y.; Lamont, M. R. E.; Gaeta, A. L.; Lipson, M. Broadband mid-infrared frequency comb generation in a Si_3N_4 microresonator. *Optics Letters* **2015**, *40*, 4823−4826.

(30) Jeroish, Z. E.; Bhuvaneshwari, K. S.; Samsuri, F.; Narayanamurthy, V. Microheater: material, design, fabrication, temperature control, and applications—a role in COVID-19. *Biomed Microdevices* **2022**, *24*, 1−49.

(31) Chen, J.; Cranton, W.; Fihn, M. Handbook of visual display technology. *Handbook of Visual Display Technology* **2016**, 1−3564.

(32) Guo, X.; Deng, L.; Nathan, A. Active-Matrix Electro-luminescent Displays. in *Advances in Semiconductor Technologies*; Wiley: 2022; pp 109−131. DOI: 10.1002/9781119869610.ch7.

(33) Jung, W.; Kim, Y. W.; Yim, D.; Yoo, J. Y. Microscale surface thermometry using SU8/Rhodamine-B thin layer. *Sens Actuators A Phys.* **2011**, *171*, 228−232.

(34) Guo, T.; et al. Durable and programmable ultrafast nano-photonic matrix of spectral pixels. *Nat. Nanotechnol* **2024**, *19*, 1635−1643.

(35) Bai, Y.; et al. Development of a high throughput micro-heater array with controllable temperature for each heating unit. *Microsystem Technologies* **2020**, *26*, 787−792.

(36) Alt, P. M.; Pleshko, P. Scanning limitations of liquid-crystal displays. *IEEE Trans. Electron Devices* **1974**, *21*, 146−155.

(37) Li, Z. Q.; et al. Dirac charge dynamics in graphene by infrared spectroscopy. *Nature Physics 2008 4:7* **2008**, *4*, 532−535.

(38) Kulkarni, E. S.; et al. Exploiting the IR Transparency of Graphene for Fast Pyroelectric Infrared Detection. *Adv. Opt Mater.* **2015**, *3*, 34−38.

(39) Bae, S.; et al. Roll-to-roll production of 30-in. graphene films for transparent electrodes. *Nature Nanotechnology 2010 5:8* **2010**, *5*, 574−578.

(40) Sui, D.; et al. Flexible and Transparent Electrothermal Film Heaters Based on Graphene Materials. *Small* **2011**, *7*, 3186−3192.

(41) Janas, D.; Koziol, K. K. A review of production methods of carbon nanotube and graphene thin films for electrothermal applications. *Nanoscale* **2014**, *6*, 3037−3045.

(42) Janas, D.; Koziol, K. K. Rapid electrothermal response of high-temperature carbon nanotube film heaters. *Carbon N Y* **2013**, *59*, 457−463.

(43) Bae, J. J.; et al. Heat Dissipation of Transparent Graphene Defoggers. *Adv. Funct Mater.* **2012**, *22*, 4819−4826.

(44) Bae, M.-H.; Islam, S.; Dorgan, V. E.; Pop, E. Scaling of High-Field Transport and Localized Heating in Graphene Transistors. *ACS Nano* **2011**, *5*, 7936−7944.

(45) Bae, M. H.; Ong, Z. Y.; Estrada, D.; Pop, E. Imaging, simulation, and electrostatic control of power dissipation in graphene devices. *Nano Lett.* **2010**, *10*, 4787−4793.

(46) Freitag, M.; Chiu, H.-Y.; Steiner, M.; Perebeinos, V.; Avouris, P. Thermal infrared emission from biased graphene. *Nat. Nanotechnol* **2010**, *5*, 497−501.

(47) Liu, X.; et al. Electrically programmable pixelated coherent mid-infrared thermal emission. *Nature Communications* **2025**, *16*, 1−13.

(48) Zhou, Q.; et al. Fast response integrated MEMS microheaters for ultra low power gas detection. *Sens Actuators A Phys.* **2015**, *223*, 67−75.

(49) Muñoz, R.; Gómez-Aleixandre, C. Review of CVD Synthesis of Graphene. *Chem. Vap. Deposition* **2013**, *19*, 297−322.

(50) Wang, M.; et al. Single-crystal, large-area, fold-free monolayer graphene. *Nature* **2021**, *596*, 519−524.

(51) Kidambi, P. R.; et al. The parameter space of graphene chemical vapor deposition on polycrystalline Cu. *J. Phys. Chem. C* **2012**, *116*, 22492−22501.

(52) Kong, W.; et al. Path towards graphene commercialization from lab to market. *Nat. Nanotechnol.* **2019**, *14*, 927−938.

(53) Zhao, H. PMMA direct exfoliation for rapid and organic free transfer of centimeter-scale CVD graphene. *2d Mater.* **2022**, *9*, 015036.

(54) Li, X.; et al. Transfer of Large-Area Graphene Films for High-Performance Transparent Conductive Electrodes. *Nano Lett.* **2009**, *9*, 4359−4363.

(55) Zhao, Y.; et al. Large-area transfer of two-dimensional materials free of cracks, contamination and wrinkles via controllable conformal contact. *Nature Communications* **2022**, *13*, 1−10.

(56) Taur, Y.; Ning, T. H. *Fundamentals of Modern VLSI Devices*; Cambridge University Press: 2021. DOI: 10.1017/9781108847087.

(57) Adam, S.; Hwang, E. H.; Galitski, V. M.; Das Sarma, S. A self-consistent theory for graphene transport. *Proc. Natl. Acad. Sci. U. S. A.* **2007**, *104*, 18392−18397.

(58) Jung, C.; Lee, E.; Rho, J. The rise of electrically tunable metasurfaces. *Sci. Adv.* **2024**, *10*, No. eado8964.

(59) Doshi, S.; et al. Electrochemically mutable soft metasurfaces. *Nature Materials 2024 24:2* **2025**, *24*, 205−211.

(60) Inoue, T.; Zoysa, M. De; Asano, T.; Noda, S. Realization of dynamic thermal emission control. *Nature Materials 2014 13:10* **2014**, *13*, 928−931.

(61) Zhang, K. L.; Chou, S. K.; Ang, S. S. Fabrication, modeling and testing of a thin film Au/Ti microheater. *International Journal of Thermal Sciences* **2007**, *46*, 580−588.