

## **Title**

# **Capillary Flow Printing of Submicron Carbon Nanotube Transistors**

## **Author list**

Brittany N. Smith<sup>1,§</sup>, Faris M. Albarghouthi<sup>1,§</sup>, James L. Doherty<sup>1</sup>, Xuancheng Pei<sup>1</sup>, Quentin Macfarlane<sup>1</sup>, Matthew Salfity<sup>1</sup>, Daniel Badia<sup>1</sup>, Marc Pascual<sup>2</sup>, Pascal Boncenne<sup>2</sup>, Nathan Bigan<sup>2</sup>, Amin M'Barki<sup>2</sup>, and Aaron D. Franklin<sup>1,3</sup>

## **Affiliations**

<sup>1</sup> Electrical and Computer Engineering Department, Duke University, Durham, NC 27708, USA

<sup>2</sup> Hummink Inc, 75003 Paris, France

<sup>3</sup> Chemistry Department, Duke University, Durham, NC 27708, USA

\* Correspondence to: [aaron.franklin@duke.edu](mailto:aaron.franklin@duke.edu), TEL: +1-919-681-9471

§ B.N.S. and F.M.A. contributed equally to this paper

## **Abstract**

Printed transistors have a wide range of applications, but the limited resolution of printing techniques (10-30  $\mu\text{m}$ ) has been a barrier to their utility and scalability. Previous works have relied on chemical processes or tedious post-processing to realize printed submicron channel lengths, limiting their applicability. Here, we show that capillary flow printing can create as-printed submicron carbon nanotube thin-film transistors (CNT-TFTs) without chemical modification or physical manipulation post-printing. We show that the approach can be used to print conducting, semiconducting, and insulating inks on different types of substrates (silicon, Kapton, and paper), and can be used to fabricate various TFT device architectures. Printed CNT-TFTs yielded on-currents of 1.12 mA/mm when back gated on Si/SiO<sub>2</sub>, and 490  $\mu\text{A/mm}$  when side gated through ion gel on Kapton. Mechanical bending and sweep rate resilience of devices on Kapton show the wide utility of these printed devices for flexible applications.

## Main text

Additive manufacturing has transformed many products through the low-cost and environmentally sustainable printing of 3D objects<sup>1</sup>. This has driven the exploration of printing for the electronics industry, where there is increasing attention on the environmental impact of emerging technologies<sup>2</sup>. Whether it is thin-film transistors (TFTs) for displays or nanoscale field-effect transistors for microprocessors, transistor fabrication processes are leading contributors to fluorinated greenhouse gas emission and resultant climate change<sup>3,4</sup>. Meanwhile, printed transistors have been demonstrated using eco-friendly processing and materials that are completely recyclable<sup>3,5</sup>. It has long been a goal to realize fully printed transistors with performance and size that are competitive with commercial devices from silicon or metal-oxide semiconductors<sup>6</sup>.

Motivation for realizing printed transistors is not necessarily for replacing sub-10 nm, high-performance transistor technologies. There are opportunities to print backplane electronics for the display industry<sup>7,8</sup>, transistors for the expanding Internet of Things and biomedical wearables spaces<sup>9,10</sup>, and back-end-of-line (BEOL) devices for monolithically integrated functionality in chips<sup>11,12</sup>. A promising assortment of printable semiconductor inks have been formulated, including indium gallium zinc oxide (IGZO)<sup>13</sup>, organics<sup>14</sup>, two-dimensional materials<sup>15,16</sup>, and carbon nanotubes (CNTs)<sup>17,18</sup>. CNT thin films offer high carrier mobility, chemical and mechanical robustness, and processability<sup>19-21</sup>. However, there remain limits in achievable dimensional scaling and performance of fully printed transistors from any semiconductor.

The smallest reliable resolution achievable with current printing techniques is around 10-30  $\mu\text{m}$  using, for example, aerosol jet printing (AJP) or inkjet printing (IJP) – far larger than that required to achieve submicron channel lengths<sup>22</sup>. This resolution constraint manifests itself in both the linewidth of a single printed feature, as well as the gap between two printed lines, which

determine the channel length in a printed transistor. In addition, while inkjet printing offers precise liquid delivery with small ink volume requirements, it includes challenges with droplet dynamics (wetting, merging, and satellite drops)<sup>22,23</sup>. Similarly, AJP enables wide ink compatibility, but overspray and resolution constraints restrict the achievable feature sizes<sup>24</sup>. Besides these direct-write printing techniques, there are sheet or roll-to-roll approaches, such as gravure printing<sup>25,26</sup>, that provide exceptional throughput capabilities. However, these techniques are limited to typical resolutions of 50  $\mu\text{m}$ , or 2-5  $\mu\text{m}$  in the most aggressively scaled cases, for conductive traces without the ability for alignment of multi-layer materials for active circuitry components such as transistors<sup>27,28</sup>.

Techniques have been developed to sidestep the resolution constraints of printing technologies to achieve submicron dimensions for TFTs. Approaches included ink-to-ink repulsion (where ink solvent polarities cause two overlaying inks to repel from one another, yielding a micron-scale gap)<sup>29</sup>, the use of self-assembled monolayers (which rely on the same repulsion technique to create micron-scale gaps)<sup>30,31</sup>, post-print line-splitting<sup>32</sup>, and dip-pen nanolithography (which is often a patterning lithography step requiring extensive chemical treatments and not a direct-write printing technique)<sup>33,34</sup>. While these work-arounds have enabled demonstrations of submicron gaps between conductive traces, there are challenges of repeatability due to process complexity, reliance on homogeneous chemical functionalization, and the difficulty of achieving fine control of transistor channel dimensions because of variability in line edge roughness.

In this Article, we show that a capillary flow printing (CFP) technique, derived from atomic force microscopy (AFM) technology, can provide repeatable submicron printing of CNT transistors in a simple and scalable manner without the use of cleanroom tools or environment.

The technique bypasses issues such as overspray, satellite droplets, and low throughput to enable the direct control of spacing between printed features at submicron levels. We print a variety of inks (metallic, semiconducting, and insulating) to fabricate and scale multilayer devices. In particular, we examine the effects of various gating architectures, contact geometries, post-processing conditions, and substrates on submicron CNT-TFT performance. Additionally, fully printed submicron CNT-TFTs on Kapton exhibited similar drive current to recent display backplane transistors, showing the viability of CNT-TFTs for display applications.

### **Capillary flow printing of nanomaterials**

Direct-write, contact printers deposit material while the nozzle is touching the substrate to realize well-defined printed lines. Several direct-write printers have harnessed pressure<sup>35,36</sup> or electrical signals<sup>37,38</sup> to deposit ink while in contact with the substrate, achieving sub-500 nm features for chrome etchant<sup>39</sup> and photoresist<sup>40</sup>. Additionally, there have been uses of in-plane capillary deposition techniques to pattern inks, such as the self-aligned capillary-assisted lithography for electronics (SCALE) process<sup>41,42</sup>. These in-plane methods rely on inks flowing through capillaries that are physically imprinted into the substrate using a stamp, diminishing the number of compatible substrates and the customizability of the print patterns<sup>43,44</sup>.

Combining capillary and direct-write printing, a capillary flow printing (CFP) system can be achieved. Borrowing concepts from an AFM, CFP deposits inks using a macroresonator tuning fork to detect deflections of a tip scratching across a surface at high frequencies (Extended Data Fig. 1). When a micropipette is placed on the end of the resonator and filled with a printable ink, the tip is able to effectively write or draw patterns of this ink onto a substrate, much like a fountain pen<sup>45-47</sup>. A wide range of materials are compatible with CFP, including biological materials<sup>48,49</sup>, metallic CNTs<sup>50</sup>, metal nanoparticles<sup>51,52</sup>, self-assembled monolayers<sup>53</sup>, and ruthenium

complexes<sup>54</sup> (see Supplementary Table 1 for full analysis of previous uses of CFP-style techniques). The high precision yet gentle contact of CFP makes this technique uniquely suited for biological applications, such as modifying cells<sup>55</sup> or patterning DNA<sup>49</sup>. Another potential application space is TFTs since highly scaled devices realized by CFP may be used for sensors or display backplanes<sup>10</sup>. While CFP has not yet been harnessed to print nanomaterial-based transistors, the capillary nib of a water marker pen has printed organic materials to fabricate organic field-effect transistors with low resolutions<sup>56</sup>. Interestingly, when a CFP technique was used to print CNTs from a sub-150 nm pipette tip diameter, the CNTs became aligned (90% at an angle below 30°) in the direction of writing<sup>57,58</sup>. By achieving aligned semiconducting CNT films for TFTs, there is potential for further improving the performance of printed devices as revealed by the aligned CNT films achieved through a modified dip-coating method<sup>59</sup>.

In this work, a tabletop CFP system (Fig. 1a-c) was used to rapidly print nanomaterial patterns, resulting in fully printed CNT-TFTs with submicron channel lengths. When the pipette is in contact with the substrate surface, an ink meniscus is formed, meaning that when the pipette (or substrate) is moved, the meniscus leaves behind a “printed” pattern with virtually any ink (Fig. 1d). The macroresonator allows for the CFP nozzle to move vertically to account for topology changes on the substrate, ensuring the ink deposition is uniform on rough substrates such as paper or Kapton, similar to non-contact printing methods. This system may print inks with viscosities up to 100,000 cps, including inks with nanoparticles that are smaller than the diameter of the chosen nozzle, such as silver nanoparticles (AgNPs)<sup>60</sup>, and particle-free inks such as SU-8<sup>47</sup> and PVP<sup>60</sup>. There are many factors that influence the line width of the deposited material, including diameter of the tip, wetting of ink on substrate and tip<sup>54</sup>, evaporation rate of solvent<sup>61</sup>, and particle displacement and diffusion in the meniscus<sup>62</sup>. The changes in ink spreading are readily accounted

for in the software-based “spreading factor” parameter to enable a fine degree of control over print features for each design. Note that the CFP system may print up to a speed of 10 mm/s and may be outfitted with many nozzles to continue to increase the throughput of the printer for scaling up manufacturing<sup>45,51,63</sup>.

In this CFP tool, computer-aided design (CAD) files of the patterns are printed through movement in the X-Y plane of the platen holding the substrate (Supplementary Fig. 1). This capability not only enables rapid prototyping but also allows for the alignment of multiple layers, which is necessary to realize complex electronics such as CNT-TFTs. To demonstrate the fine control and versatility of this tool, several patterns were printed using different inks. Within the context of transistor fabrication, AgNP source and drain line spacing, or channel length ( $L_{ch}$ ), may be tuned down to the 100s of nanometers with uniformity throughout the spacing, as seen in Fig. 1e. To demonstrate the printer’s fine control capabilities, two AgNP electrodes were printed with a ~340 nm gap between them, as measured by scanning electron microscopy (SEM) (Fig. 1f), and shown to not be shorted together (i.e., electrically an open circuit) when tested. Importantly, this was achieved without any surface modification of the substrate or printed traces – the AgNP lines were simply printed directly onto the substrate with the 340 nm gap. Additionally, a Duke logo was printed from the AgNP ink, with a total pattern width of 200  $\mu\text{m}$ , showcasing the ability for fine control to create high-resolution printed patterns (Fig. 1g). This highlights a key attribute of this printing technology: the ability to create printed patterns at submicron, and even sub-500 nm scales, which is particularly useful for the miniaturization of printed transistors.

Capillary flow printing is compatible with ink viscosities up to 100,000 cP, with no special accommodation needed from the user to enable material deposition with well-defined edges (i.e., no need for adjustment of piezoelectric driver or atomization current/flow parameter settings used

in other printers). This aspect of the printer is shown in Figures 1h-i, where ion gel of the same formulation was deposited using CFP and AJP, highlighting an important distinction where CFP produces thinner traces in height and width as well as crisp line edges without overspray (i.e., errant aerosolized particles from AJP). Additionally, CFP enables the printing of SU-8 6000.5 without dilution or other treatments – a reduction in processing steps from AJP printing of SU-8 (Supplementary Fig. 2a)<sup>64</sup>. To improve printability and reduce nozzle clogging in CFP, solvent volatility, surface tension, and nanoparticle dimensions must be accounted and optimized for when printing custom inks. When these factors are adjusted for, the application space for CFP-printed devices is wide. For example, scaling down dimensions enables the printing of many devices in a small area (132 devices were printed in 1 mm<sup>2</sup>), such as the shrinking of biosensors to reduce the amount of liquid needed for conformal coverage of all devices (Fig. 1j and Supplementary Fig. 2b-c).

### **Submicron printed carbon nanotube transistors**

To demonstrate the utility of CFP in printing CNT-based transistors, we began with a simple back-gated, bottom-contacted, and toluene-rinsed CNT-TFT device on Si/SiO<sub>2</sub> (this method uses the fewest steps and follows that used in previous work)<sup>65</sup>. This process requires two printing steps: 1) printing pairs of AgNP electrodes with <1 μm gap between them, followed by sintering of the AgNP patterns at 200 °C for 90 minutes, and 2) printing a CNT ink above the gap and rinsing the chip in 80 °C toluene for 10 minutes. It is worth noting that completely obviating the use of toluene (both in the ink solvent and in rinsing), which would promote better environmental stewardship, is possible with additional ink optimization<sup>5</sup>. An optical image of the CNTs being printed is shown in Figure 2a, where a visible line is seen due to residual ink solvent (toluene). SEM imaging confirms the presence of a dense and percolated CNT network bridging

the submicron channel length (Fig. 2b), thus forming a full back-gated CNT-TFT (the schematic of which is shown in Fig. 2c).

Among the most important of the many tunable parameters for CFP are print speed and ink formulation. First, we examined the effect of increasing the print (i.e., stage movement) speed during the printing of AgNP electrodes. As shown in Figure 2d, with a slow print speed ( $20\ \mu\text{m/s}$ ), the line is uniform with low edge roughness, allowing for fine control over the quality of the print, enabling consistency in printing submicron gaps between silver lines. As the speed is increased to  $200\ \mu\text{m/s}$  and  $2\ \text{mm/s}$ , control over the quality of the printed lines decreases, as is evident by the increase in low-density AgNPs at the edges of the printed line. This trend follows with the height of the printed AgNPs (Fig. 2e-f) – as the print speed is increased, there is less ink being deposited, meaning that the lines are thinner, but only to a certain point after which the height levels off and the width shrinks instead (Fig. 2g). Ultimately, a  $20\ \mu\text{m/s}$  print speed was used throughout this work due to the uniformity and repeatability of the printed lines, allowing for submicron gaps between the electrodes to be realized. Achieving a submicron gap is pivotal for boosting performance in CNT-TFTs as conduction through the channel changes from a percolation network (in which CNT-to-CNT junctions add series resistances in the channel region) to single CNTs bridging across the electrodes, significantly decreasing the channel resistance<sup>66</sup>.

Similarly, while there are many ink formulation parameters that could vary print quality (e.g., viscosity, volatility, surface tension), CNT ink concentration tends to be the most significant with direct-write printing techniques and was thus our focus in this study. Density of the CNT thin film is critical and strongly dependent on ink concentration (Extended Data Fig. 2); a density that is too low will not yield sufficient percolative transport linkage in the transistor channel while density that is too high will increase the probability of a metallic nanotube electrically shorting the

submicron channel<sup>67</sup>. As shown in Figure 2h, the density of the film is relatively low at 25  $\mu\text{g/mL}$  (barely forming a network between the two electrodes), moderate at 37.5  $\mu\text{g/mL}$  (forming a dense cluster in a single thin area), and high at 50  $\mu\text{g/mL}$  (forming a uniform, dense, and consistent film). Thus, 50  $\mu\text{g/mL}$  was chosen as the ink concentration of choice for the remainder of the studies in this work. The high density after only one print pass is attributed to CNTs diffusing evenly within the meniscus and the electrostatic force between CNTs and the substrate allowing them to be deposited in one single layer throughout the entire printed line width<sup>62</sup>. Software-based CNT density analysis of SEM images of different devices showed a mean density of  $\sim 54.3\%$  surface coverage, with a standard deviation of 4.8%, and a representative channel width ( $W_{\text{ch}}$ ) of 15.5  $\mu\text{m}$  (Extended Data Fig. 3). The average  $W_{\text{ch}}$  used for width normalization (e.g., for drain current in A/mm) was 16.4  $\mu\text{m}$ . Since the pipette diameter used in this work is 5  $\mu\text{m}$ , the deposited CNT film is a dense, randomly oriented percolation network with a well-defined width achievable with a single print pass.

In fabricating the back-gated CNT-TFTs, two different contacting architectures were examined: bottom contacts (Fig. 3a) and top contacts (Fig. 3b). Subthreshold (Fig. 3c) and transfer (Fig. 3d) curves of five representative bottom-contacted devices (all with submicron  $L_{\text{ch}}$ ) show the strong device performance of this contact geometry. All five devices showed relatively similar performance, with modest on-currents of  $\sim 10\text{-}30 \mu\text{A/mm}$ , but with on/off-current ratios of 3 orders of magnitude. Interestingly, top-contacted devices (Figs. 3e-f) performed much better in terms of uniformity and on-current, reaching up to 1000  $\mu\text{A/mm}$ , (average of  $956 \pm 112 \mu\text{A/mm}$ ) but with a slightly lower average on/off-current ratio. Further, the transconductance of the top-contacted annealed devices is about two orders of magnitude higher than the bottom-contacted, toluene-rinsed devices (Supplementary Fig. 3). This noticeable improvement in on-current (by  $\sim 3$  orders

of magnitude) and transconductance for top-contacted CNTs is attributed to the combination of better removal of residual wrapping polymer used in the CNT ink by using rapid thermal annealing (RTA) after CNT printing as well as more conformal interfacing of the CNT thin film with the substrate (which improves gating efficiency). However, this method is not always favorable as there is a tradeoff between high-temperature baking (a mechanism of obtaining high  $I_{on}$ ) and material compatibility. Toluene rinsing the chip (soaking in toluene at 80 °C for 10 minutes) is an easier technique that is compatible with all components of the device (Si substrate, Ag electrodes, CNT channel) and a wide range of other substrates (e.g., Kapton), though it does require the use of an environmentally toxic solvent<sup>5</sup>. Contrarily, RTA avoids that issue and could be even more efficient at removing residual surfactant, but it does require an expensive and relatively energy-intensive tool that demands a higher thermal budget for all materials; in this case, the silver electrodes would corrode under such high heat (500 °C) and lose conductivity. Thus, these findings demonstrate the applicability of CFP with both post-processing techniques but emphasize the need to consider the tradeoff between performance, environmental impact, and material considerations.

Post-processing methods like burn-in and sintering could further enhance device performance. Burn-in is a technique where a high electric field is applied across the channel (via applied source-drain voltage,  $V_{DS}$ ) to induce resistive heating that has a localized sintering effect on the film (Fig. 3g). Figure 3h illustrates the notable improvement in device performance characteristics for a bottom-contacted device; it showed an on-current of 21  $\mu\text{A}/\text{mm}$  and an on/off-current ratio of  $10^{1.8}$  before burn-in (light blue curve), and an on-current of 145  $\mu\text{A}/\text{mm}$  and on/off-current ratio of  $10^{3.4}$  after burn-in (dark blue curve). This increase in on-current is a result of burning off the residual insulating polymer, while the decrease in off-current is due to the burning of metallic tubes (note, burn-in was performed while a positive gate-source voltage was applied to

hold the semiconducting CNTs in the off-state). Similarly, longer sinter times show drastic improvements in the on-current of the device, with up to 672% change in normalized on-current between 20 minutes and 90 minutes of sintering (Fig. 3i-j). These two effects illustrate the possibilities of improving device performance through relatively simple techniques.

### **Fully printed submicron carbon nanotube transistors**

To achieve the full potential of CFP for printed CNT transistors, the devices must be printed onto substrates beyond silicon through the addition of a printed dielectric and gate (Fig. 4a). We printed ion gel as the gate dielectric using AJP or CFP (Fig. 4b-c), modulating the CNT channel with low applied voltages ( $V_{DS} = -0.5$  V,  $V_{GS} = \pm 1$  V) due to the rapid formation of an electric double-layer (EDL) under applied electric fields attributed to the high ionic conductivity of the ion gel<sup>68</sup>. Although gating through ion gel degraded the on-, off-, and leakage currents, several device performance characteristics such as hysteresis, SS, and threshold voltage were improved along with a reduction in power consumption (Fig. 4d-e, Supplementary Fig. 4), highlighting the trade-off between gating through SiO<sub>2</sub> and ion gel.

The fully printed submicron CNT-TFTs gated with AJP ion gel (using a well-established ion gel print procedure) were further compared to devices gated with CFP ion gel. The submicron channels were successfully gated through AJP and CFP ion gel of the same formulation, modulating the channel within a  $V_{GS}$  of  $\pm 1$  V (Fig. 4e-f). When gating through ionic dielectrics, transistor performance depends on the sweep rate of the gate voltage due to the movement of ions within the film that form the EDL<sup>65,68,69</sup>. In comparing the sweep rate dependence of AJP and CFP ion gel-gated devices, most performance metrics showed similar trends in the measured range between 20 and 430 mV/s (Fig. 4e-f and Supplementary Fig. 5). Further, at lower sweep rates, the performance characteristics of both ion gels were similar besides a lower hysteresis, leakage

current, and subthreshold swing for the CFP ion gel. This study also revealed that the CFP ion gel has a greater resilience to changes in sweep rate for all examined device performance metrics. Notably, a 1550% and 148% change in  $I_{\text{off}}$  from 20 to 430 mV/s was observed for AJP and CFP ion gel devices, respectively.

The robustness and improved performance of the CFP ion gel may be attributed to the thinness of the resultant CFP film ( $<1 \mu\text{m}$ ) compared to the AJP film ( $\sim 10\text{--}20 \mu\text{m}$ ) (Fig. 1h-i, and Fig. 4b-c), which reduces the total number of ions within the film and the average distance the ions must travel to form the EDLs. This lowers the time it takes to charge the EDLs since the ion gel's capacitance ( $16 \text{ nF cm}^{-2}$  at  $1 \text{ kHz}$ <sup>65</sup>) is the same regardless of the thickness of the film<sup>70</sup>. CFP also produced ion gel traces with cleaner, overspray-free edges, reducing the ion gel coverage over the electrodes, which lowered the gate leakage current (Fig. 1h and Fig. 4c). This result provides further insight into the ion gel's thickness and resistance dependence with respect to frequency by using a side-gated structure as previous studies have observed this dependence using a vertical capacitor stack<sup>70</sup> and top-gated transistor<sup>65</sup>. To continue to improve the on-, off-, and leakage currents of the ion gel-gated devices, the ion gel may be patterned exclusively over the channel region or the source and drain electrodes may be passivated with an additional dielectric layer to suppress leakage pathways<sup>71,72</sup>. Further, the gating efficiency and switching speed may be increased through the use of a top gate rather than side-gate configuration, which may also boost other performance metrics such as on-current and transconductance.

Due to the superior performance of CFP ion gel, we benchmarked these devices relative to other fully printed CNT-TFTs on flexible substrates shown in literature, comparing channel length and a key performance metric (on-current,  $I_{\text{on}}$ ). Importantly, at a gate sweep rate of 20 mV/s, the on-current behavior for these fully printed CFP CNT-TFTs (with AJP ion gel) is the highest,

especially for a channel length below a micron (Fig. 4g and Extended Data Fig. 4; data from Extended Data Table 1). The current of the CFP CNT-TFTs rivals that of the IGZO and LTPS devices, at a channel length smaller than a tenth of the devices fabricated with plasma-enhanced chemical vapor deposition (PECVD) processing. The relatively high on-current at a low drain-source voltage ( $490.4 \mu\text{A}/\text{mm}$  at a  $V_{\text{DS}}$  of  $-0.5 \text{ V}$ ) highlights the ability to achieve high-quality films with CFP even on rough surfaces like Kapton. This feat is particularly impressive when considering that these CNT-TFTs simultaneously push the achievable channel length of printed devices to well below a micron and demonstrate the viability of CFP CNT-TFTs for high-density applications on flexible substrates.

To assess the suitability of CFP CNT-TFTs for flexible electronics, submicron channels were fabricated using CFP on Kapton and tested for mechanical robustness (Fig. 4h). Ion gel was printed using AJP rather than CFP due to the surface roughness of Kapton, which may be overcome with optimization of CFP parameters<sup>65</sup>. The resultant 8 devices underwent mechanical stress testing from 0 to 1000 bend cycles around a 2 mm bend radius (Fig. 4i). Interestingly, although all average performance parameters worsened after 1000 bend cycles (besides  $I_{\text{off}}$ ), most degradation of the device performance occurred within the first 100 bend cycles, with some recovery and relative stabilization as bending continued (Supplementary Fig. 6). This slight change and recovery in performance is attributed to the AgNPs shifting during bending to initially create and then partially fill microcracks in the film, as has been seen in studies of other printed AgNP thin films<sup>73,74</sup>. To improve the mechanical resilience of the AgNPs, the film thickness<sup>75</sup> and anneal time<sup>76</sup> may be further optimized. Contributions to the change in performance throughout bending is not likely from the ion gel or CNTs as both have shown high stability in their electrical properties throughout similarly aggressive mechanical bending<sup>65</sup>. Importantly, the overall performance of the

devices remained strong after 1000 bend cycles, demonstrating the mechanical resilience of CFP submicron devices, and paving the way for their use in flexible electronics applications.

Although CFP submicron devices mitigate pollutants by eliminating the use of cleanroom processes, ion gel is toxic to the environment. Therefore, to improve the sustainability of the submicron devices, crystalline nanocellulose (CNC), a biodegradable ionic dielectric<sup>3</sup>, was also aerosol jet printed as the gate dielectric. Due to the high ionic resistance of nanocellulose, a recyclable graphene gate was aerosol jet printed over the CNC, covering the CNT channel region<sup>3</sup>. Since CNC is also an ionic dielectric, the gate sweep rate from 20 to 520 mV/s influenced the performance of the device with similar trends to those seen in the ion gel study (Extended Data Fig. 5). One noteworthy difference was the change in hysteresis direction around 50 mV/s from counterclockwise at slower sweep rates to clockwise at faster sweep rates, attributed to the charging current of the EDL at faster sweep rates (Extended Data Fig. 5c-d)<sup>5</sup>. The compatibility of CFP submicron transistors with AJP CNC and the ability of CFP to print conductive AgNP electrodes on paper substrates (Supplementary Fig. 7) are significant steps toward improving the sustainability of printed submicron transistors.

## **Conclusions**

We have reported the direct printing of submicron channel length CNT-TFTs on both rigid and flexible substrates using a capillary flow printer. Channel lengths as small as 500 nm were fabricated with no chemical modification required using AgNP ink for source/drain electrodes. CFP of CNTs as the semiconducting channel material between submicron-spaced electrodes on SiO<sub>2</sub> yielded devices with on-currents up to 1.12 mA/mm. We also illustrated the versatility of this technique through its use in printing a wide variety of materials (AgNPs, CNTs, SU-8, and ion gel), different contact geometries (bottom and top contacts), and gating architectures (bottom, side,

and top gates) on various substrates (Si, Kapton, and paper). Furthermore, the sweep rate and bending resilience of these fully printed devices highlighted the utility of the approach in flexible electronics applications and beyond.

## Methods

### Materials

Silver nanoparticle (AgNP) ink was purchased from Hummink with an ink weight fraction of 68 +/- 2 wt% and was printed as purchased. Semiconducting CNTs (IsoSol-S100 polymer-wrapped nanotubes) were purchased from NanoIntegris Inc at a concentration of 50 µg/ml. The as-purchased ink was ultrasonicated for 1 hour to redisperse the CNTs into solution then printed without dilution unless otherwise noted. SU-8 6000.5 photoresist was purchased from Kayaku and printed without dilution. Ion gel was prepared by combining polystyrene-*b*-methyl methacrylate-*b*-styrene (PS(600)-*b*-PMMA(118000)-*b*-PS(600)) purchased from Polymer Source Inc, 1-ethyl-3-methylimidazolium bis(trifluoro-methylsulfonyl)imide (EMIM-TFSI) purchased from Sigma-Aldrich, and ethyl acetate purchased from Sigma-Aldrich in a 1:9:90 ratio by weight. The ion gel was stirred overnight before use in the printers. The crystalline nanocellulose (CNC-Slurry-HS) was purchased from Cellulose Lab at a concentration of 10 wt% solids. To prepare the ink for printing, the CNC was diluted in DI water to a concentration of 6% wt/wt CNC. Sodium chloride (>99.0% ACS reagent grade) was purchased from Sigma-Aldrich and was added to the CNC solution to a concentration of 0.05% wt/wt NaCl. Graphene ink (Sigma-Aldrich at 10 wt% graphene concentration) was diluted with DI water to an approximately 2.33 wt% solution of graphene before printing. Silicon wafers (p-doped) were purchased from University Wafer Inc with 90 nm of SiO<sub>2</sub>. The Kapton polyimide film (electrical-grade Kapton polyimide film) was purchased from McMaster-Carr with a 0.001-inch thickness.

### CFP printing

All printing was performed on a NAZCA printer (HumminK) with a glass pipette diameter of 5  $\mu\text{m}$ . HumminK's autotune was used to find the resonant frequency of each pipette when filled with the specific ink being printed.

#### *AgNP printing*

All AgNP films on silicon were printed with a print speed of 20  $\mu\text{m/s}$ , a lift level of 20  $\mu\text{m}$ , and a frequency shift of 500 mHz. On Kapton, AgNP traces were printed with a print speed of 50  $\mu\text{m/s}$ , a lift level of 20  $\mu\text{m}$ , and a frequency shift of 200 – 500 mHz. One pass of AgNP ink was used in all prints. After printing, the AgNP traces were sintered 200  $^{\circ}\text{C}$  for 90 minutes in an oven.

#### *Semiconducting CNT printing*

All CNT films on each substrate were printed with a print speed of 20  $\mu\text{m/s}$ , a lift level of 20  $\mu\text{m}$ , and a frequency shift of 500 mHz. One pass of CNT ink was used in all prints. After printing, the CNT films were either soaked in a toluene bath for 10 min at 80  $^{\circ}\text{C}$  to remove excess wrapping polymer or annealed in a rapid thermal annealing system (Jipelec JetFirst 100) at 500  $^{\circ}\text{C}$  for 8 min with a 2-min temperature ramp to achieve a sufficiently conductive transistor channel.

#### *SU-8 printing*

All SU-8 6000.5 photoresist films on each substrate were printed with a print speed of 100  $\mu\text{m/s}$ , a lift level of 20  $\mu\text{m}$ , and a frequency shift of 500 mHz. One pass of SU-8 ink was used in all prints. After printing, the SU-8 film was exposed to UV light (365 nm) for 9 seconds then baked post-exposure for 2 min at 110  $^{\circ}\text{C}$ .

#### *Ion gel printing*

All ion gel films on each substrate were printed with a print speed of 50  $\mu\text{m/s}$ , a lift level of 20  $\mu\text{m}$ , and a frequency shift of 500 MHz. One pass of ion gel ink was used in all prints. The ion gel was functional as printed; therefore no post-processing was completed.

### **Aerosol jet printing**

All aerosol jet printing was performed on an AJ-300 printer (Optomec).

#### *Ion gel printing*

A 150  $\mu\text{m}$  diameter nozzle was used to print all ion gel films with the platen temperature at 80  $^{\circ}\text{C}$  and the ink temperature at 20  $^{\circ}\text{C}$ . A print speed of 2 mm/s, a sheath flow rate of 25 SCCM, an atomizer flow rate of 26 – 27 SCCM, and an ultrasonic current of 300–350 mA were used. One pass of ion gel ink was used in all prints.

#### *Crystalline nanocellulose printing*

A 300  $\mu\text{m}$  diameter nozzle was used to print all CNC films with the platen at room temperature and the ink bath temperature at 20  $^{\circ}\text{C}$ . A print speed of 2  $\text{mm s}^{-1}$ , a sheath flow rate of 30 SCCM, an atomizer flow rate of 35 SCCM, and an ultrasonic current of 400 – 450 mA were used. One pass of crystalline nanocellulose ink was used in all prints.

#### *Graphene printing*

A 150  $\mu\text{m}$  nozzle was used to print graphene films with the platen temperature at room temperature and the ink bath temperature at 20  $^{\circ}\text{C}$ . A print speed of 2  $\text{mm s}^{-1}$ , a sheath flow rate of 25 SCCM, an atomizer flow rate of 37-40 SCCM, and an ultrasonic current of 350 – 400 mA were used. One pass of graphene ink was used in all prints.

## **CFP transistor fabrication**

### *Back-gated bottom-contacted transistors*

To print the back-gated bottom-contacted transistors, a Si/SiO<sub>2</sub> wafer was placed onto the capillary flow printer platen. AgNP source and drain electrodes and contact pads were printed using the above print parameters for the AgNP ink. After AgNP printing, the substrate was baked at 200 °C for 90 min in an oven to achieve conductive AgNP films. The substrate was placed back onto the capillary flow printer platen and the CNT channel was printed using the above parameters. After CNT printing, the substrate was soaked in a toluene bath at 80 °C for 10 min to remove the binding polymer wrapped around the CNTs to achieve a conductive transistor channel.

### *Back-gated top-contacted transistors*

To print the back-gated top-contacted transistors, a Si/SiO<sub>2</sub> wafer was placed onto the capillary flow printer platen. AgNP alignment marks were printed using the above print parameters for the AgNP ink. Without removing the substrate from the printer, the CNT channel was printed using the above parameters. After CNT printing, the substrate was either soaked in a toluene bath at 80 °C for 10 min or annealed in a rapid thermal annealer at 500 °C under nitrogen for 8 min to remove the binding polymer wrapped around the CNTs to achieve a conductive transistor channel. AgNP source and drain electrodes and contact pads were printed using the above print parameters for the AgNP ink. After AgNP printing, the substrate was baked at 200 °C for 90 min to achieve conductive AgNP films.

### *Fully printed ion gel-gated transistors*

To create fully printed transistors, a Si/SiO<sub>2</sub> wafer or Kapton film was placed onto the capillary flow printer platen. AgNP source, drain, and side-gate electrodes and contact pads were

printed using the above print parameters for the AgNP ink. After AgNP printing, the substrate was baked at 200 °C for 90 min in an oven to achieve conductive AgNP films. The substrate was placed back onto the capillary flow printer platen and the CNT channel was printed using the above parameters. After CNT printing, the substrate was soaked in a toluene bath at 80 °C for 10 min to remove the binding polymer wrapped around the CNTs to achieve a conductive transistor channel. The substrate was placed onto either the aerosol jet printer or capillary flow printer and the ion gel gate dielectric was printed (350 x 150 μm square) using the above parameters.

#### *Fully printed CNC-gated transistors*

The same process was followed as for the fully printed ion gel-gated transistors with the exception of the final two steps where CNC and a graphene top gate were printed using AJP in this case.

#### **CNT density analysis**

CNT films were printed with CFP over AgNP electrodes with the parameters outlined above. An SEM was used to take images of each print and ImageJ, an image processing software, was used to determine the CNT density within the channel region. After uploading the image to ImageJ, the image threshold was adjusted, setting the image to binary. The brightness and contrast were manually changed to ensure the CNTs were sufficiently distinguishable from the background (Extended Data Fig. 3a-c). The desired channel region was selected and the area fraction was measured using the built-in ImageJ procedure. The resulting average CNT density was  $54.3 \pm 4.8\%$ . After calibrating the image dimensions with the scale bar, the width of the channel was also measured (Extended Data Fig. 3d). The resulting average width of the channels was  $16.4 \pm 1.2$  μm.

## **Instrumentation and characterization**

SEM (ThermoFisher Scientific Apreo S) images and profilometry (Keyence VK-X3050) measurements were taken at the Shared Materials Instrumentation Facility (SMIF) at Duke. All electrical TFT measurements were completed with a manual analytical probe station connected to SMUs (Keysight B2902A).

## **Device parameter extraction**

All extracted data was on the forward sweep ( $-V_{GS}$  to  $+V_{GS}$ ) other than hysteresis. The on-current was taken as the maximum current of the device in the p-type (largest magnitude negative gate voltage) regime. The off-current was taken as the minimum current of the device. The subthreshold swing was calculated as the minimum inverse slope of  $I_D$  on the p-type branch of the subthreshold curve averaged over  $\sim 0.2$  V from maximum to minimum current. The gate leakage current was the average measured gate current at gate voltages at 20% of the maximum  $V_{GS}$  for the forward and backward sweep. The threshold voltage was taken at  $0.1 \mu\text{A}$  for the fully printed devices. Since the performance of the back-gated devices is variable, the threshold voltage ( $V_{th}$ ) was taken at an  $I_D$  value halfway between the minimum and maximum current. The hysteresis was measured as the voltage difference between the forward and reverse sweep for that same  $I_D$  value. The transconductance was the slope of the best fit line between 85% and 70% of the maximum  $V_{GS}$  on the p-branch for all devices.

## **Data Availability Statement**

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## **Acknowledgements**

This work was supported by the National Institutes of Health (NIH) under award no. 1R01HL146849 (ADF) and from the National Science Foundation under award no. CMMI 2245265 (ADF). B.N.S. acknowledges support from the National Science Foundation Graduate Research Fellowship under Grant No. 2139754. This work was performed in part at the Duke University Shared Materials Instrumentation Facility (SMIF), which is a member of the North Carolina Research Triangle Nanotechnology Network (RTNN), and is supported by the National Science Foundation (Grant ECCS-1542015) as part of the National Nanotechnology Coordinated Infrastructure (NNCI). The content presented in this manuscript represents the views of the authors and does not necessarily represent the views of the funding organizations.

### **Author Contributions Statement**

B.N.S., F.M.A., and A.D.F. conceived the study. B.N.S., F.M.A., J.L.D., X. P., Q. M., M. S., and D. B. fabricated and tested the devices. B.N.S. and F.M.A. contributed to figure design and data analysis. M.P., P.B., N.B., and A.M. contributed to AgNP ink development and print conditions for submicron features. A.D.F. provided scientific guidance and supervised the project. B.N.S, F.M.A. and A.D.F. wrote the manuscript with revision and approval from all authors.

### **Competing Interests Statement**

M.P., P.B., N.B., and A.M. are employees of Hummink, which develops and sells the NAZCA capillary flow printer. The remaining authors declare no competing interests.

### **Figure Legends/Captions (for main text figures)**

**Fig. 1 | Capillary flow printer capabilities.** Pictures of (a) Hummink NAZCA capillary flow printer, (b) pipette printing on silicon wafer, and (c) pipette making direct contact with substrate while printing. (d) Schematic of capillary flow printing of AgNPs. SEM images of two sets of CFP AgNP traces showing (e) well-defined AgNP edges and a uniform gap between electrodes extending across 10s of microns and (f) an

electrically open gap (i.e., transistor channel length) of  $\sim 340$  nm. (g) Profilometry profile of Duke logo printed with AgNPs. Pictures of ion gel traces printed by (h) CFP and (i) AJP with insets of profilometry showing CFP ion gel's thin trace and defined line edges (without overspray). (j) Image of 132 devices printed in a 1mm-by-1mm square, demonstrating CFP's ability to scale down device dimensions.

**Fig. 2 | Capillary flow printing submicron CNT-TFTs.** (a) Image of capillary flow printer depositing CNT ink onto printed AgNP electrodes. (b) SEM image of dense film of CNTs printed onto AgNP electrodes with a submicron channel length. (c) Schematic of a capillary flow printed CNT-TFT on 90 nm SiO<sub>2</sub> indicating submicron channel lengths ( $L_{ch}$ ) can be realized without chemical treatments or modifications. (d) SEM images of capillary flow printed AgNP traces at print speeds of 20  $\mu\text{m/s}$ , 200  $\mu\text{m/s}$ , and 2 mm/s (from top to bottom), realizing denser and more uniform films at slower print speeds – all images at same magnification. Image (left) and profilometry measurement (right) of CFP AgNP electrodes printed at (e) 20  $\mu\text{m/s}$  and (f) 200  $\mu\text{m/s}$ . (g) Plot showing the mean AgNP trace height change as print speed is varied for  $n=4$  with error bars representing  $\pm$  standard deviation. (h) SEM images of capillary flow printed CNT traces over AgNP electrodes at CNT ink concentrations of 25  $\mu\text{g/ml}$ , 37.5  $\mu\text{g/ml}$ , and 50  $\mu\text{g/ml}$  (from top to bottom), realizing denser and more uniform films at higher concentrations.

**Fig. 3 | Electrical characterization of back-gated CFP submicron CNT-TFTs.** Schematic of process flow for printing (a) bottom-contacted and (b) top-contacted CNT-TFTs using CFP. Subthreshold (c) and transfer (d) curves for five bottom-contacted CNT-TFTs, with corresponding schematic and extracted parameters inset. Subthreshold (e) and transfer (f) curves for five top-contacted CNT-TFTs, with corresponding schematic and extracted parameters inset. (g) Plot demonstrating bottom-contacted device burn-in over time with  $V_{DS}$  ramp up (top) and corresponding  $I_D$  response (bottom) under an applied  $V_{GS} = 15$  V for a device that exhibited burnout of metallic CNTs in the thin film. (h) Subthreshold curve for a device before and after burn-in, indicating performance improvement (increased on-current and on/off-current ratio). (i) Subthreshold curves for a bottom-contacted device tested after various sintering times at 200 °C. (j) Plot showing an increase in the average normalized on-current for five devices as the sintering time is increased, with error bars representing the standard deviation.

**Fig. 4 | Fully printed submicron CNT-TFTs.** (a) Printing fabrication process flow with schematics for side-gated CNT-TFTs. Note, AgNPs were sintered 90 min at 200 °C, and ion gel gate dielectric was printed over side-gate electrode and channel regions. Profilometry and optical image of (b) AJP and (c) CFP ion gel of the same formulation printed over a device with designed dimensions of 350  $\mu\text{m}$  x 200  $\mu\text{m}$ . (d) Subthreshold curves at different  $V_{\text{ds}}$  of a device with  $L_{\text{ch}} = 760$  nm, back gated through  $\text{SiO}_2$ . Subthreshold curves at different sweep rates side gated through (e) AJP ion gel and (f) CFP ion gel on  $\text{SiO}_2$ . (g) Benchmarking plot of width-normalized on-current vs channel length for fully printed CNT-TFTs with Ag source and drain contacts. Data for other CNT-TFTs can be found in Extended Data Table 1. (h) Optical images of a fully printed CNT-TFT with ion gel gate on Kapton, with devices bent around a 2 mm rod to measure mechanical stability. (i) Subthreshold curves of bending cycles from 0 to 1000 cycles around a 2 mm bending radius for an ion gel-gated device with channel length of 560 nm, revealing minor degradation at 100 bends but remarkable recovery in device performance as bending proceeded. All channel widths  $\sim 9$   $\mu\text{m}$ .

## References

1. Hegab, H., Khanna, N., Monib, N. & Salem, A. Design for sustainable additive manufacturing: A review. *Sustain. Mater. Technol.* **35**, 00576 (2023).
2. Harrington, E., Dhople, S., Wang, X., Choi, J. & Koester, S. Sustainability for Semiconductors | The CHIPS and Science Act. *Issues in Science and Technology* 42–43 <https://issues.org/sustainability-semiconductors-harrington-dhople-wang-choi-koester/> (2022).
3. Williams, N. X., Bullard, G., Brooke, N., Therien, M. J. & Franklin, A. D. Printable and recyclable carbon electronics using crystalline nanocellulose dielectrics. *Nat. Electron.* **4**, 261–268 (2021).
4. Ruberti, M. The chip manufacturing industry: Environmental impacts and eco-efficiency

- analysis. *Sci. Total Environ.* **858**, 159873 (2023).
5. Lu, S., Smith, B. N., Meikle, H., Therien, M. J. & Franklin, A. D. All-Carbon Thin-Film Transistors Using Water-Only Printing. *Nano Lett.* **23**, 2100–2106 (2023).
  6. Street, R. A. Thin-film transistors. *Adv. Mater.* **21**, 2007–2022 (2009).
  7. Schnittker, K., Tursunniyaz, M. & Andrews, J. B. Recent advances in printable carbon nanotube transistors for large-area active matrices. *J. Inf. Disp.* **22**, 193–209 (2021).
  8. Doherty, J. L. *et al.* Liquid Crystal Displays with Printed Carbon-Based Recyclable Transistor Backplanes. *IEEE Electron Device Lett.* **45**, 2427–2430 (2024).
  9. Khan, Y. *et al.* A New Frontier of Printed Electronics: Flexible Hybrid Electronics. *Adv. Mater.* **32**, 1905279 (2020).
  10. Geng, D. *et al.* Thin-film transistors for large-area electronics. *Nat. Electron.* **6**, 963–972 (2023).
  11. Lu, S. *et al.* Flexible, Print-in-Place 1D-2D Thin-Film Transistors Using Aerosol Jet Printing. *ACS Nano* **13**, 11263–11272 (2019).
  12. Shulaker, M. M. *et al.* Three-dimensional integration of nanotechnologies for computing and data storage on a single chip. *Nature* **547**, 74–78 (2017).
  13. Thomas, S. R., Pattanasattayavong, P. & Anthopoulos, T. D. Solution-processable metal oxide semiconductors for thin-film transistor applications. *Chem. Soc. Rev.* **42**, 6910–6923 (2013).
  14. Rigas, G. P. *et al.* Spray printing of organic semiconducting single crystals. *Nat. Commun.* **7**, 1–8 (2016).

15. Li, J., Naiini, M. M., Vaziri, S., Lemme, M. C. & Östling, M. Inkjet printing of MoS<sub>2</sub>. *Adv. Funct. Mater.* **24**, 6524–6531 (2014).
16. Brunetti, I. *et al.* Inkjet-printed low-dimensional materials-based complementary electronic circuits on paper. *npj 2D Mater. Appl.* **2021 51** **5**, 1–6 (2021).
17. Lu, S. & Franklin, A. D. Printed carbon nanotube thin-film transistors: Progress on printable materials and the path to applications. *Nanoscale* **12**, 23371–23390 (2020).
18. Lau, P. H. *et al.* Fully printed, high performance carbon nanotube thin-film transistors on flexible substrates. *Nano Lett.* **13**, 3864–3869 (2013).
19. Franklin, A. D., Hersam, M. C. & Wong, H.-S. S. P. Carbon nanotube transistors: Making electronics from molecules. *Science* vol. 378 726–732 (2022).
20. Zorn, N. F. & Zaumseil, J. Charge transport in semiconducting carbon nanotube networks. *Appl. Phys. Rev.* **8**, 041318 (2021).
21. Zaumseil, J. Single-walled carbon nanotube networks for flexible and printed electronics. *Semicond. Sci. Technol.* **30**, 074001 (2015).
22. Derby, B. Inkjet printing of functional and structural materials: Fluid property requirements, feature stability, and resolution. *Annu. Rev. Mater. Res.* **40**, 395–414 (2010).
23. Lohse, D. Fundamental Fluid Dynamics Challenges in Inkjet Printing. *Annu. Rev. Fluid Mech.* **54**, 349–382 (2021).
24. Chen, G., Gu, Y., Tsang, H., Hines, D. R. & Das, S. The Effect of Droplet Sizes on Overspray in Aerosol-Jet Printing. *Adv. Eng. Mater.* **20**, 1701084 (2018).
25. Sun, J. *et al.* Fully R2R-Printed Carbon-Nanotube-Based Limitless Length of Flexible

- Active-Matrix for Electrophoretic Display Application. *Adv. Electron. Mater.* **6**, 1901431 (2020).
26. Homenick, C. M. *et al.* Fully Printed and Encapsulated SWCNT-Based Thin Film Transistors via a Combination of R2R Gravure and Inkjet Printing. *ACS Appl. Mater. Interfaces* **8**, 27900–27910 (2016).
  27. Grau, G., Kitsomboonloha, R. & Subramanian, V. Fabrication of a high-resolution roll for gravure printing of 2 $\mu$ m features. in *Organic Field-Effect Transistors XIV; and Organic Sensors and Bioelectronics VIII* vol. 9568 95680M (2015).
  28. Grau, G., Scheideler, W. J. & Subramanian, V. High-resolution gravure printed lines: proximity effects and design rules. *Print. Mem. Circuits* **9569**, 95690B (2015).
  29. Grubb, P. M., Subbaraman, H., Park, S., Akinwande, D. & Chen, R. T. Inkjet printing of high performance transistors with micron order chemically set gaps. *Sci. Rep.* **7**, 1–8 (2017).
  30. Noh, Y. Y., Zhao, N., Caironi, M. & Sirringhaus, H. Downscaling of self-aligned, all-printed polymer thin-film transistors. *Nat. Nanotechnol.* **2**, 784–789 (2007).
  31. Sele, C. W., Von Werne, T., Friend, R. H. & Sirringhaus, H. Lithography-free, self-aligned inkjet printing with sub-hundred-nanometer resolution. *Adv. Mater.* **17**, 997–1001 (2005).
  32. Tseng, H. yuan. Scaling of inkjet-printed transistors using novel printing techniques. *UC Berkeley* 1–112 (2011).
  33. Lee, J. H. *et al.* Large-scale direct patterning of aligned single-walled carbon nanotube arrays using dip-pen nanolithography. *Chem. Mater.* **28**, 6471–6476 (2016).

34. Park, S., Wang, W. M. & Bao, Z. Parallel fabrication of electrode arrays on single-walled carbon nanotubes using dip-pen-nanolithography-patterned Etch masks. *Langmuir* **26**, 6853–6859 (2010).
35. Ding, H., Barg, S. & Derby, B. Direct 3D printing of graphene using capillary suspensions. *Nanoscale* **12**, 11440–11447 (2020).
36. Leonard, B. *et al.* A systematic printability study of direct ink writing towards high-resolution rapid manufacturing. *Int. J. Extrem. Manuf.* **5**, 035002 (2023).
37. Kowalczewski, P. *et al.* Novel Approach to Print Submicron Conductive Lines: From the Fundamental Process to the Laboratory Printer. in *2018 International Flexible Electronics Technology Conference, IFETC 2018* (Institute of Electrical and Electronics Engineers Inc., 2018). doi:10.1109/IFETC.2018.8583842.
38. Ma, S., Dahiya, A. S. & Dahiya, R. Direct Write 3D-Printed Interconnects for Heterogenous Integration of Ultra Thin Chips. *FLEPS 2022 - IEEE Int. Conf. Flex. Printable Sensors Syst. Proc.* (2022) doi:10.1109/FLEPS53764.2022.9781596.
39. Lewis, A. *et al.* Fountain pen nanochemistry: Atomic force control of chrome etching. *Appl. Phys. Lett.* **75**, 2689–2691 (1999).
40. Hong, M. H., Kim, K. H., Bae, J. & Jhe, W. Scanning nanolithography using a material-filled nanopipette. *Appl. Phys. Lett.* **77**, 2604–2606 (2000).
41. Frisbie, C. D. *et al.* Self-aligned capillarity-assisted printing of high aspect ratio flexible metal conductors: Optimizing ink flow, plating, and mechanical adhesion. *Ind. Eng. Chem. Res.* **59**, 22107–22122 (2020).
42. Hyun, W. J. *et al.* Scalable, Self-Aligned Printing of Flexible Graphene Micro-

- Supercapacitors. *Adv. Energy Mater.* **7**, 1700285 (2017).
43. Song, D. Self-Aligned Capillary-Assisted Printing of Bottom-Gate Electrolyte-Gated Transistors on Plastic. *ACS Appl. Electron. Mater.* **2**, 725–731 (2020).
  44. Zhang, M. *et al.* Bio-Inspired Differential Capillary Migration of Aqueous Liquid Metal Ink for Rapid Fabrication of High-Precision Monolayer and Multilayer Circuits. *Adv. Funct. Mater.* **33**, 2215050 (2023).
  45. Kim, K.-H., Ke, C., Moldovan, N. & Espinosa, H. D. Massively Parallel Multi-tip Nanoscale Writer with Fluidic Capabilities – Fountain Pen Nanolithography (FPN). *4th Int. Symp. MEMS Nanotechnology, Charlotte* **60208**, 235–238 (2003).
  46. Meister, A., Liley, M., Brugger, J., Pugin, R. & Heinzelmann, H. Nanodispenser for attoliter volume deposition using atomic force microscopy probes modified by focused-ion-beam milling. *Appl. Phys. Lett.* **85**, 6260–6262 (2004).
  47. Pascual, M. *et al.* All-printed SU8-perovskite DFB laser. in *Proceedings of SPIE* vol. 12433 30 (SPIE, 2023).
  48. Fabié, L. *et al.* Direct patterning of nanoparticles and biomolecules by liquid nanodispersing. *Nanoscale* **7**, 4497–4504 (2015).
  49. Kim, K. H. *et al.* Direct delivery and submicrometer patterning of DNA by a nanofountain probe. *Adv. Mater.* **20**, 330–334 (2008).
  50. Kahng, S. J. *et al.* Nanoink bridge-induced capillary pen printing for chemical sensors. *Nanotechnology* **29**, 335304 (2018).
  51. Wu, B., Ho, A., Moldovan, N. & Espinosa, H. D. Direct deposition and assembly of gold colloidal particles using a nanofountain probe. *Langmuir* **23**, 9120–9123 (2007).

52. Yeshua, T. *et al.* Micrometer to 15 nm Printing of Metallic Inks with Fountain Pen Nanolithography. *Small* **14**, 1702324 (2018).
53. Onoue, M., Fujita, M. & Ushijima, H. Wide area patterning of organic silane molecules by fountain-pen nanolithography. *Mol. Cryst. Liq. Cryst.* **505**, 118/[356]-123/[361] (2009).
54. Fang, A., Dujardin, E. & Ondarçuhu, T. Control of droplet size in liquid nanodispensing. *Nano Lett.* **6**, 2368–2374 (2006).
55. Grüter, R. R., Vörös, J. & Zambelli, T. FluidFM as a lithography tool in liquid: spatially controlled deposition of fluorescent nanoparticles. *Nanoscale* **5**, 1097–1104 (2013).
56. Kang, B. *et al.* Fully Drawn All-Organic Flexible Transistors Prepared by Capillary Pen Printing on Flexible Planar and Curvilinear Substrates. *Adv. Electron. Mater.* **1**, (2015).
57. Strain, K. M. *et al.* Direct Deposition of Aligned Single Walled Carbon Nanotubes by Fountain Pen Nanolithography. *Mater. Express* **1**, 279–284 (2011).
58. Yeshua, T. *et al.* Nanodrawing of Aligned Single Carbon Nanotubes with a Nanopen. *Nano Lett.* **16**, 1517–1522 (2016).
59. Xi, M. *et al.* High-performance thin-film transistors based on aligned carbon nanotubes for mini- and micro-LED displays. *Carbon* **218**, 118718 (2024).
60. Guitton, A. *et al.* Capillary Printing of Fine Structures on Flexible and Hybrid Substrates. in *FLEPS 2024 - IEEE International Conference on Flexible and Printable Sensors and Systems, Proceedings* (Institute of Electrical and Electronics Engineers Inc., 2024). doi:10.1109/FLEPS61194.2024.10603569.
61. Davis, E. J. & Ray, A. K. Determination of diffusion coefficients by submicron droplet evaporation. *J. Chem. Phys.* **67**, 414–419 (1977).

62. Nafday, O. A., Vaughn, M. W. & Weeks, B. L. Evidence of meniscus interface transport in dip-pen nanolithography: An annular diffusion model. *J. Chem. Phys.* **125**, 59 (2006).
63. Moldovan, N., Kim, K. H. & Espinosa, H. D. A multi-ink linear array of nanofountain probes. *J. Micromechanics Microengineering* **16**, 1935 (2006).
64. Ye, S., Williams, N. X. & Franklin, A. D. Aerosol Jet Printing of SU-8 as a Passivation Layer Against Ionic Solutions. *J. Electron. Mater.* **51**, 1583–1590 (2022).
65. Smith, B. N. *et al.* Ionic dielectrics for fully printed carbon nanotube transistors: impact of composition and induced stresses. *Nanoscale* **14**, 16845–16856 (2022).
66. Gabbett, C. *et al.* Understanding how junction resistances impact the conduction mechanism in nano-networks. *Nat. Commun.* **2024 151 15**, 1–13 (2024).
67. Jang, H. K. *et al.* Electrical percolation thresholds of semiconducting single-walled carbon nanotube networks in field-effect transistors. *Phys. Chem. Chem. Phys.* **17**, 6874–6880 (2015).
68. Lee, J. *et al.* Ion gel-gated polymer thin-film transistors: Operating mechanism and characterization of gate dielectric capacitance, switching speed, and stability. *J. Phys. Chem. C* **113**, 8972–8981 (2009).
69. Hyun, W. J. *et al.* Printed, Self-Aligned Side-Gate Organic Transistors with a Sub-5  $\mu\text{m}$  Gate–Channel Distance on Imprinted Plastic Substrates. *Adv. Electron. Mater.* **2**, (2016).
70. Lee, K. H., Zhang, S., Lodge, T. P. & Frisbie, C. D. Electrical impedance of spin-coatable ion gel films. *J. Phys. Chem. B* **115**, 3315–3321 (2011).
71. Robin, M. *et al.* Overcoming Electrochemical Instabilities of Printed Silver Electrodes in All-Printed Ion Gel Gated Carbon Nanotube Thin-Film Transistors. *ACS Appl. Mater.*

- Interfaces* **11**, 41531–41543 (2019).
72. Albarghouthi, F. M., Williams, N. X., Doherty, J. L., Lu, S. & Franklin, A. D. Passivation Strategies for Enhancing Solution-Gated Carbon Nanotube Field-Effect Transistor Biosensing Performance and Stability in Ionic Solutions. *ACS Appl. Nano Mater.* **5**, 15865–15874 (2022).
  73. Singh, J. P., Chu, H., Abell, J., Tripp, R. A. & Zhao, Y. Flexible and mechanical strain resistant large area SERS active substrates. *Nanoscale* **4**, 3410–3414 (2012).
  74. Yang, M. *et al.* Mechanical and environmental durability of roll-to-roll printed silver nanoparticle film using a rapid laser annealing process for flexible electronics. *Microelectron. Reliab.* **54**, 2871–2880 (2014).
  75. Glushko, O., Klug, A., List-Kratochvil, E. J. W. & Cordill, M. J. Monotonic and cyclic mechanical reliability of metallization lines on polymer substrates. *J. Mater. Res.* **32**, 1760–1769 (2017).
  76. Kim, B. J. *et al.* Improving mechanical fatigue resistance by optimizing the nanoporous structure of inkjet-printed Ag electrodes for flexible devices. *Nanotechnology* **25**, 125706 (2014).
  77. Chen, J. *et al.* Thin dielectric-layer-enabled low-voltage operation of fully printed flexible carbon nanotube thin-film transistors. *Nanotechnology* **31**, 235301 (2020).
  78. Song, D. *et al.* All-Printed, Self-Aligned Carbon Nanotube Thin-Film Transistors on Imprinted Plastic Substrates. *ACS Appl. Mater. Interfaces* **10**, 15926–15932 (2018).
  79. Cardenas, J. A., Lu, S., Williams, N. X., Doherty, J. L. & Franklin, A. D. In-Place Printing of Flexible Electrolyte-Gated Carbon Nanotube Transistors with Enhanced Stability. *IEEE*

- Electron Device Lett.* **42**, 367–370 (2021).
80. Zhao, J. *et al.* Fabrication and electrical properties of all-printed carbon nanotube thin film transistors on flexible substrates. *J. Mater. Chem.* **22**, 20747–20753 (2012).
  81. Yu, M. *et al.* Fully Printed Flexible Dual-Gate Carbon Nanotube Thin-Film Transistors with Tunable Ambipolar Characteristics for Complementary Logic Circuits. *ACS Nano* **12**, 11572–11578 (2018).
  82. Cao, X. *et al.* Screen printing as a scalable and low-cost approach for rigid and flexible thin-film transistors using separated carbon nanotubes. *ACS Nano* **8**, 12769–12776 (2014).
  83. Oh, H. *et al.* Inkjet-Printing-Based Density Profile Engineering of Single-Walled Carbon Nanotube Networks for Conformable High-On/Off-Performance Thin-Film Transistors. *ACS Appl. Mater. Interfaces* **13**, 43163–43173 (2021).
  84. Kim, J., Chen, Y., Lee, S. & Jang, J. A Novel Gate Driver Working under Depletion Mode Oxide TFTs Using Low-Temperature Poly-Si Oxide TFTs. *IEEE Electron Device Lett.* **42**, 1619–1622 (2021).