

RESEARCH ARTICLE | SEPTEMBER 25 2025

Quasi-vertical β -Ga₂O₃ Schottky diodes on sapphire using all-LPCVD growth and plasma-free Ga-assisted etching

Saleh Ahmed Khan  ; Ahmed Ibreljic  ; A F M Anhar Uddin Bhuiyan  



APL Electronic Devices 1, 036125 (2025)

<https://doi.org/10.1063/5.0280191>

 CHORUS



Articles You May Be Interested In

Plasma damage-free *in situ* etching of β -Ga₂O₃ using solid-source gallium in the LPCVD system


Appl. Phys. Lett. (September 2025)

Low-pressure CVD grown Si-doped β -Ga₂O₃ films with promising electron mobilities and high growth rates

Appl. Phys. Lett. (January 2025)

Schottky diode characteristics on high-growth rate LPCVD β -Ga₂O₃ films on (010) and (001) Ga₂O₃ substrates

Appl. Phys. Lett. (March 2022)



APL Electronic Devices

Fostering connections across multiple disciplines
in the broad electronics community

Now Open for Submissions



Quasi-vertical β -Ga₂O₃ Schottky diodes on sapphire using all-LPCVD growth and plasma-free Ga-assisted etching

Cite as: APL Electron. Devices 1, 036125 (2025); doi: 10.1063/5.0280191

Submitted: 11 May 2025 • Accepted: 9 September 2025 •

Published Online: 25 September 2025



View Online



Export Citation



CrossMark

Saleh Ahmed Khan, Ahmed Ibrejljic, and A F M Anhar Uddin Bhuiyan^{a)}

AFFILIATIONS

Department of Electrical and Computer Engineering, University of Massachusetts Lowell, Lowell, Massachusetts 01854, USA

^{a)}Author to whom correspondence should be addressed: anhar_bhuiyan@uml.edu

ABSTRACT

This work demonstrates quasi-vertical β -Ga₂O₃ Schottky barrier diodes (SBDs) fabricated on c-plane sapphire substrates using an all-low-pressure chemical vapor deposition (LPCVD)-based, plasma-free process flow that integrates both epitaxial growth of a high-quality β -Ga₂O₃ heteroepitaxial film with *in situ* Ga-assisted β -Ga₂O₃ etching. A 6.3 μ m thick (201) oriented β -Ga₂O₃ epitaxial layer structure was grown on c-plane sapphire with 6° miscut, comprising a moderately Si-doped (2.1×10^{17} cm⁻³) 3.15 μ m thick drift layer and a heavily doped (1×10^{19} cm⁻³) contact layer on an unintentionally doped buffer layer. Mesa isolation was achieved via Ga-assisted plasma-free LPCVD etching, producing ~60° inclined mesa sidewalls with an etch depth of 3.6 μ m. The fabricated SBDs exhibited excellent forward current–voltage characteristics, including a turn-on voltage of 1.22 V, an ideality factor of 1.29, and a Schottky barrier height of 0.83 eV. The minimum differential specific on-resistance was measured to be 8.6 m Ω cm², and the devices demonstrated high current density capability (252 A/cm² at 5 V). Capacitance–voltage analysis revealed a net carrier concentration of 2.1×10^{17} cm⁻³, uniformly distributed across the β -Ga₂O₃ drift layer. Temperature-dependent J–V–T measurements, conducted from 25 to 250 °C, revealed thermionic emission-dominated transport with strong thermal stability. The Schottky barrier height increased from 0.80 to 1.16 eV, and the ideality factor rose modestly from 1.31 to 1.42 over this temperature range. Reverse leakage current remained low, increasing from $\sim 5 \times 10^{-6}$ A/cm² at 25 °C to $\sim 1 \times 10^{-4}$ A/cm² at 250 °C, with the I_{on}/I_{off} ratio decreasing from $\sim 1 \times 10^7$ to 5×10^5 . The devices achieved breakdown voltages ranging from 73 to 100 V, corresponding to parallel-plate electric field strengths of 1.66–1.94 MV/cm. These results highlight the potential of LPCVD-grown and etched β -Ga₂O₃ devices for high-performance, thermally resilient power electronics applications.

© 2025 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>). <https://doi.org/10.1063/5.0280191>

12 October 2025 23:47:44

I. INTRODUCTION

β -Ga₂O₃ stands out as a promising ultra-wide bandgap semiconductor for next-generation high-voltage, high-efficiency power electronics, due to its ultra-wide bandgap (~4.8 eV), high breakdown electric field (6–8 MV/cm), and the availability of low-cost, large-area native substrates grown by melt-based growth methods.¹ These characteristics result in Baliga's figure of merit that surpasses those of conventional wide bandgap power semiconductors such as SiC and GaN, making β -Ga₂O₃ an ideal candidate for next-generation power conversion systems, radio frequency amplification, and extreme-environment electronics.^{2–7} Substantial progress in high-quality β -Ga₂O₃ epitaxial film growth has enabled the

realization of both lateral and vertical device architectures with excellent breakdown strength and thermal stability.^{8–35} To fully leverage the potential of β -Ga₂O₃ in high-power vertical device architectures, precise control over vertical isolation and trench formation is essential. This requires fabrication techniques capable of defining deep, high-aspect-ratio structures with minimal damage and high fidelity. However, the absence of p-type doping in β -Ga₂O₃ necessitates electric field control through mesa, trench, or fin geometries, structures that are highly sensitive to processing-induced surface degradation. Conventional plasma-based dry etching techniques can produce anisotropic profiles in β -Ga₂O₃ but often lead to lattice distortion and damage at the sidewalls of etched regions,^{36,37} which can degrade the overall device performance. To

reduce such damage, alternative approaches including wet chemical etching,^{38–40} metal-assisted chemical etching (MacEtch),^{41,42} and *in situ* etching in MBE,^{43,44} MOCVD,⁴⁵ and HVPE^{46–48} systems have been explored. We have recently developed an innovative Ga-assisted low-pressure chemical vapor deposition (LPCVD) based *in situ* etching technique using solid-source metallic Ga as an etchant, which enables anisotropic and plasma-free patterning of β -Ga₂O₃.⁴⁹ This technique exploits a thermally activated surface reaction in an oxygen-deficient low-pressure CVD environment, leading to the formation of volatile Ga₂O suboxides that facilitate selective material removal. The etch chemistry $4\text{Ga} + \text{Ga}_2\text{O}_3 \rightarrow 3\text{Ga}_2\text{O}$ proceeds cleanly under LPCVD conditions, avoiding the formation of plasma-induced surface states or subsurface defects. Through systematic studies, we demonstrated that the etch rate is tunable by controlling the Ga source-to-substrate distance, process temperature, and carrier gas flow rate, with peak etch rates exceeding $\sim 2.25 \mu\text{m/h}$ under optimized conditions. In addition to achieving high etch rates, our LPCVD-based etching technique also exhibited a strong crystallographic selectivity and in-plane anisotropy. On (010)-oriented β -Ga₂O₃ substrates, trenches aligned along the (100) orientation yielded the most stable sidewalls, smooth, vertical, and with minimal lateral undercut, indicating that LPCVD-based metallic Ga-assisted etching can achieve orientation-controlled 3D structures, essential for high power β -Ga₂O₃ vertical devices.

Building upon this foundational etching technology in the LPCVD environment, this work demonstrates the LPCVD-grown (201) β -Ga₂O₃ quasi-vertical Schottky barrier diodes (SBDs) fabricated on insulating c-plane sapphire substrates, utilizing a fully plasma-free LPCVD growth and etching process. While β -Ga₂O₃ native substrates offer excellent lattice matching for developing a high-quality epitaxial drift layer, their widespread adoption is still limited by high substrate cost and inherently low thermal conductivity. Sapphire, in contrast, offers excellent electrical isolation due to its ultra-wide bandgap, mechanical robustness, relatively higher thermal conductivity, and significantly lower cost, making it an attractive platform for scalable power devices. One potential drawback of using sapphire could be its lattice mismatch with β -Ga₂O₃. However, this challenge is also addressed by orienting β -Ga₂O₃ growth along its (201) orientation, which supports high-quality epitaxial film formation. In addition, the use of offcut c-plane sapphire substrates (6° miscut) further promotes step-flow growth with smoother surface morphology. Our LPCVD technique has already demonstrated excellent film quality with high growth rates, as evidenced by our recent work where electron mobilities up to $149 \text{ cm}^2/\text{V s}$ at a carrier concentration of $1.15 \times 10^{17} \text{ cm}^{-3}$ were achieved in β -Ga₂O₃ films grown on off-axis sapphire substrates.¹⁰ In this work, we integrate the high-quality LPCVD-grown β -Ga₂O₃ epitaxy with an *in situ* Ga-assisted LPCVD etching process to realize quasi-vertical Schottky barrier diodes on insulating c-plane sapphire substrates—all within a fully plasma-free process flow. This combined approach not only minimizes interface damage but also simplifies process integration and reduces fabrication overhead.

II. EXPERIMENTAL DETAILS

A. LPCVD growth of β -Ga₂O₃ epitaxial stack

The (201) β -Ga₂O₃ epitaxial layers were grown in a custom-designed LPCVD chamber on c-plane sapphire substrates with a

6° miscut. This intentional off-axis orientation facilitates step-flow growth and suppresses defect formation, enabling high crystalline quality of the epitaxial film.^{10,28,50} Prior to growth, the substrate was sequentially cleaned with acetone, isopropyl alcohol (IPA), and deionized (DI) water, followed by nitrogen blow-drying. Ultrahigh purity argon (99.9999%) was used as both the carrier and purge gas, while oxygen (99.999%) and metallic gallium pellets (99.999 99%) served as the oxygen and gallium sources, respectively. Silicon tetrachloride (SiCl₄) was introduced as the n-type Si dopant, with flow rates adjusted to achieve desired doping concentrations. The growth was carried out at a substrate temperature of 1000 °C and a chamber pressure of ~ 1.5 Torr, with the substrate placed 7 cm from the gallium source. The epitaxial stack consisted of three distinct layers with a total thickness of $6.3 \mu\text{m}$. Growth began with a 10-min unintentionally doped (UID) β -Ga₂O₃ buffer layer ($1.05 \mu\text{m}$ thick) grown without any SiCl₄ flow. This was followed by a 20-min growth of an n⁺ Si-doped β -Ga₂O₃ layer ($2.10 \mu\text{m}$ thick) using a SiCl₄ flow rate of 0.5 sccm to achieve a high doping concentration of $1 \times 10^{19} \text{ cm}^{-3}$, forming the contact layer for the Schottky barrier diode. Finally, the Si doped β -Ga₂O₃ drift layer was grown for 30 min using a reduced SiCl₄ flow rate of 0.001 sccm, targeting a doping concentration of $2.1 \times 10^{17} \text{ cm}^{-3}$ and achieving a total thickness of $3.15 \mu\text{m}$.

B. Plasma-damage free etching of β -Ga₂O₃ using LPCVD

Plasma-free mesa isolation was achieved using our custom-built horizontal LPCVD system, where etching is driven by the thermal reaction between β -Ga₂O₃ and upstream metallic Ga vapor in an oxygen-deficient environment. The etch process was conducted at 1050 °C and a pressure of ~ 1.2 Torr, with the sample placed 2 cm downstream from the solid Ga source. Ultrahigh purity argon (99.9999%) was used as the carrier and purge gas. Prior to etching, the samples were cleaned using acetone, IPA, and DI water, followed by nitrogen blow-drying. A 100 nm-thick SiO₂ hard mask was deposited using plasma-enhanced chemical vapor deposition (PECVD) and patterned via optical lithography to expose the regions targeted for etching. The samples were etched for 2 h and 15 min, resulting in a measured etch depth of $3.6 \mu\text{m}$, corresponding to an average etch rate of $1.6 \mu\text{m/h}$. This etch depth was intentionally selected to fully remove the drift layer and selectively reach the n⁺ region, enabling device isolation and providing access to the n⁺ layer for subsequent ohmic contact formation. After etching, the SiO₂ mask was removed using a 1:50 diluted buffered oxide etch (BOE).

C. Structural, surface morphological, and chemical characterization

The surface morphology of the β -Ga₂O₃ epi-stack was characterized using a JEOL JSM-7401F field-emission scanning electron microscope (FESEM) to visualize the surface texture and etch profiles and a Park Systems XE-100 atomic force microscope (AFM) operated in tapping mode to quantify the nanoscale roughness. The crystalline structure, phase purity, and orientation of the films were evaluated by high-resolution x-ray diffraction (XRD) using a Rigaku SmartLab diffractometer equipped with a Cu K α radiation source ($\lambda = 1.5418 \text{ \AA}$). Wide-angle 2 θ – ω scans and rocking curves (ω -scans)




FIG. 1. (a) Schematic cross section of the quasi-vertical Schottky barrier diode (SBD) fabricated using a LPCVD grown $(\bar{2}01)$ $\beta\text{-Ga}_2\text{O}_3$ film on a 6° miscut c-plane sapphire substrate. The device features a three-layer epitaxial stack: a 1.05 μm unintentionally doped (UID) buffer layer, a 2.10 μm thick n^+ $\beta\text{-Ga}_2\text{O}_3$ contact layer ($N_d = 1 \times 10^{19} \text{ cm}^{-3}$), and a 3.15 μm $\beta\text{-Ga}_2\text{O}_3$ drift layer ($N_d = 2.1 \times 10^{17} \text{ cm}^{-3}$). Plasma-free LPCVD etching was used to etch 3.6 μm into the $\beta\text{-Ga}_2\text{O}_3$ drift layer for mesa isolation and to expose the n^+ layer for anode contact formation. (b) Tilted (60°) cross-sectional FESEM image showing the etch sidewall profile with an etch depth of 3.6 μm . (c) AFM line scan along the AA' cutline over the etched mesa region, confirming the ~60° sidewall inclination and an etch depth of 3.6 μm . (d) Step-by-step fabrication process flow including LPCVD growth, *in situ* etching, and metallization steps for device realization.

were used to confirm phase purity and determine the out-of-plane crystalline orientation. Raman spectroscopy was carried out using a Horiba LabRam Evolution Raman spectrometer with a 532 nm excitation source to assess phonon modes and verify structural integrity before and after etching. X-ray photoelectron spectroscopy (XPS) measurements were performed using a Thermo Scientific XPS system with a monochromated Al K α x-ray source ($E = 1486.6$ eV) to analyze chemical composition and bonding states. High-resolution scans of the Ga 3s and O 1s core levels were used to calculate the O/Ga ratio and monitor potential changes in surface chemistry following the LPCVD-based etching process.

D. Quasi-vertical $\beta\text{-Ga}_2\text{O}_3$ Schottky diode fabrication

Following mesa isolation by LPCVD Ga-assisted etching, device fabrication was completed using sequential photolithography, passivation, metallization, and annealing steps. First, a 200 nm-thick SiO_2 passivation layer was deposited across the entire wafer surface using PECVD. Photolithography and buffered oxide etch (BOE) were then used to open windows in the SiO_2 layer to define the cathode region. A Ti/Au (20 nm/100 nm) metal stack was deposited by electron-beam evaporation and patterned via lift-off to form the cathode contact on the $\beta\text{-Ga}_2\text{O}_3$ surface surrounding the recessed mesa. This was followed by rapid thermal annealing (RTA) at 470 °C for 1 min in nitrogen ambient to improve metal-semiconductor contact characteristics. Subsequently, a second photolithography step was used to define the anode contact region. Ni/Au (30 nm/100 nm) was deposited via electron-beam evaporation and patterned using lift-off to form the Schottky contact

on top of the etched mesa. The final device structure and full fabrication process flow are illustrated in Figs. 1(a) and 1(d), respectively, with the FESEM and AFM images [Figs. 1(b) and 1(c), respectively] confirming an etch depth of 3.6 μm with inclined (~60°) sidewalls. Post-fabrication electrical characterization, including room-temperature and high-temperature (up to 250 °C) current–voltage (J–V), capacitance–voltage (C–V), and reverse breakdown measurements, was performed using a Keithley 4200A-SCS semiconductor parameter analyzer.

III. RESULTS AND DISCUSSIONS

To evaluate the material quality of the heteroepitaxial $\beta\text{-Ga}_2\text{O}_3$ epitaxial stack used for device fabrication, comprehensive structural and morphological characterization was performed. Figure 2(a) shows a top-view FESEM image that reveals distinct step-flow surface morphology, indicative of epitaxial layer-by-layer growth. The surface AFM scan in Fig. 2(b) shows uniform morphology with step-flow features and an RMS roughness of 4.7 nm, confirming a smooth and well-ordered surface. These morphological features are characteristic of step-flow growth on off-axis sapphire substrates, consistent with our prior work on LPCVD-grown high quality $(\bar{2}01)$ $\beta\text{-Ga}_2\text{O}_3$ films with similar doping levels.¹⁰

High-resolution x-ray diffraction (XRD) analysis further confirmed the film's structural quality and phase purity. As shown in Fig. 2(c), strong diffraction peaks corresponding exclusively to the $(\bar{h}0l)$ family of monoclinic $\beta\text{-Ga}_2\text{O}_3$ planes are observed, with no evidence of secondary phases. The presence of higher-order $(\bar{2}01)$ peaks such as $(\bar{4}02)$, $(\bar{6}03)$, and $(\bar{8}04)$ signifies coherent long-range




FIG. 2. Structural and surface morphological characterization of the LPCVD-grown heteroepitaxial (201) β - Ga_2O_3 epitaxial stack used in device fabrication. (a) Top-view FESEM image showing clear step-flow surface morphology, indicative of high crystalline quality and epitaxial layer-by-layer growth. (b) AFM scan of the film surface reveals smooth morphology with a root mean square (RMS) roughness of 4.7 nm. (c) XRD ω - 2θ scan showing strong diffraction peaks corresponding to the (h0l) family of (201) β - Ga_2O_3 , along with sapphire substrate peaks, confirming phase purity and preferred orientation. (d) XRD ω -rocking curve of the (402) reflection exhibiting a narrow full width at half maximum (FWHM) of 287 arcsec, indicating the high crystalline quality of the β - Ga_2O_3 epitaxial stack.

ordering and crystallographic orientation fidelity. The rocking curve (ω -scan) of the (402) reflection, shown in Fig. 2(d), exhibits a narrow full width at half maximum (FWHM) of 287 arcsec. This value is among the lowest reported for a heteroepitaxial β - Ga_2O_3 film on sapphire, typically achieved using epitaxial techniques such as MOCVD and MBE.^{50–54}

To evaluate the structural integrity of the heteroepitaxial β - Ga_2O_3 film before and after Ga-assisted *in situ* LPCVD etching, Raman spectroscopy was performed on both the pristine (unetched) and etched surfaces, as shown in Fig. 3. The Raman spectra exhibit characteristic vibrational modes corresponding to monoclinic (201) β - Ga_2O_3 , with distinct peaks attributed to both A_g and B_g phonon

symmetries. These modes arise from the 30 phonon modes predicted by group theory for monoclinic β - Ga_2O_3 , of which 27 are optical and 3 are acoustic. The optical modes are classified as 10 A_g , 5 B_g , 4 A_u , and 8 B_u , where the A_g and B_g modes are Raman-active and the A_u and B_u modes are infrared-active.³⁵ In the spectra of the heteroepitaxial (201) β - Ga_2O_3 films, distinct peaks are observed at 114.1, 144.3, 474.1, and 652.5 cm^{-1} , corresponding to B_g modes, and at 169.3, 200.1, 319.3, 347.1, 416.2, 630.5, and 766.7 cm^{-1} , corresponding to A_g modes. These peak positions are in good agreement with previous experimental and theoretical studies.^{50,55} Importantly, the Raman signatures from the etched surface show no shift in peak position, no broadening, and no suppression of the fundamental vibrational modes compared to the pristine surface. This indicates that the LPCVD-based Ga-assisted etching process preserves the lattice symmetry and does not introduce structural degradation, rotational domains, or phase transformation. The intensity of sapphire-related modes remains similar between the two spectra, further confirming that the optical penetration depth remains consistent and the observed phonon modes are intrinsic to the β - Ga_2O_3 layer. The retention of both A_g and B_g modes with sharp and symmetric profiles indicates good crystalline quality of both pristine and etched film surfaces.

To investigate the surface chemistry before and after etching, x-ray photoelectron spectroscopy (XPS) was performed on both the pristine and etched β - Ga_2O_3 surfaces, as shown in Fig. 4. The wide-range survey spectra [Fig. 4(a)] reveal distinct peaks corresponding to Ga and O, with no detectable metallic contamination, confirming the chemical purity of both surfaces. Notably, no silicon-related peaks were detected on the etched surface within the sensitivity limits of XPS, suggesting that any potential Si diffusion from the SiO_2 mask into the β - Ga_2O_3 surface might not occur under etching process conditions. High-resolution scans of the Ga 3s and O 1s regions were used for quantitative analysis, as shown in Figs. 4(b)–4(e). High-resolution O 1s spectra were deconvoluted into two




FIG. 3. Room temperature Raman spectra of the LPCVD-grown heteroepitaxial (201) β - Ga_2O_3 surface before (red) and after (blue) Ga-assisted *in situ* LPCVD etching. Both spectra exhibit sharp and well-defined A_g and B_g phonon modes characteristic of monoclinic β - Ga_2O_3 , confirming structural integrity and phase purity. Peaks from the c-plane sapphire substrate are also visible in both spectra.




FIG. 4. X-ray photoelectron spectroscopy analysis of LPCVD-grown β -Ga₂O₃ surfaces before and after Ga-assisted *in situ* etching. (a) Wide-scan XPS survey spectra showing Ga and O signals, with no detectable contamination from extrinsic elements. [(b) and (c)] High-resolution Ga 3s and O 1s spectra of the unetched surface. [(d) and (e)] Corresponding spectra for the etched surface. The O 1s peaks are deconvoluted into lattice oxygen (Ga-O) and surface hydroxyl (O-H) components. The spectra confirm chemical purity and near-stoichiometric composition for both surfaces, with no significant changes in bonding states after etching, indicating that the LPCVD etch process preserves surface chemistry and structural integrity.

components: a primary peak centered near 530.9 eV corresponding to lattice oxygen (Ga-O) and a secondary peak near 532.3 eV attributed to surface hydroxyl groups (O-H). The Ga 3s peak remained sharp and symmetric, indicating stable Ga-O bonding. Using sensitivity-factor-corrected areas of the O 1s and Ga 3s peaks, the O/Ga atomic ratio was calculated to be 1.49 (oxygen: 59.81%, gallium: 40.19%) for the unetched surface and 1.45 (oxygen: 59.25%, gallium: 40.75%) for the etched surface. These results indicate that both the pristine and etched surfaces retain their chemical integrity and near-stoichiometric composition.

Following the comprehensive structural, morphological, and chemical characterization of the LPCVD-grown β -Ga₂O₃




FIG. 5. (a) Forward current-voltage (J-V) characteristics and extracted specific on-resistance ($R_{on,sp}$) of the quasi-vertical β -Ga₂O₃ Schottky diode with a 70 μ m diameter. The device exhibits an ideality factor of 1.29, a turn-on voltage ($V_{turn-on}$) of 1.22 V, a Schottky barrier height (Φ_B) of 0.83 eV, and a minimum differential $R_{on,sp}$ of 8.6 $\text{m}\Omega \text{ cm}^2$. (b) C-V and $1/C^2$ -V characteristics measured at 1 MHz for a 120 μ m diameter device. (c) Net carrier density profile ($N_d^+ - N_a^-$) showing a uniform doping of $2.1 \times 10^{17} \text{ cm}^{-3}$ in the β -Ga₂O₃ drift layer, extracted from the C-V curve.

epitaxial stack, the electrical performance of the fabricated Schottky barrier diodes was evaluated to further assess the impact of the LPCVD-grown and etched β -Ga₂O₃ layers on device behavior. The current-voltage (J-V) characteristics of the diode, shown in Fig. 5(a), demonstrate excellent rectifying behavior with a clear exponential increase in forward current and a low leakage current in reverse bias. The device exhibits a low turn-on voltage ($V_{turn-on}$) of 1.22 V (assuming an on-state current density of 1 A cm^{-2}) and an ideality factor (η) of 1.29, indicating near-ideal thermionic emission transport across the metal-semiconductor junction. The extracted Schottky barrier height (Φ_B) of 0.83 eV is consistent with typical Ni/ β -Ga₂O₃ contacts and reflects good interface quality. The minimum differential specific on-resistance ($R_{on,sp}$) was determined to be 8.6 $\text{m}\Omega \text{ cm}^2$. This low $R_{on,sp}$ value confirms efficient current transport through the epitaxial stack and effective contact

formation on the recessed n^+ β -Ga₂O₃ layer. The high current density capability of 252 A/cm² at 5 V further highlights the advantages of the excellent material quality achieved through LPCVD-grown β -Ga₂O₃. It is important to note that etch-induced damage can significantly degrade diode performance, affecting leakage current, ideality factor, and on-resistance. Conventional plasma-based reactive ion etching (RIE) techniques have been reported to introduce structural and chemical damage in β -Ga₂O₃, often necessitating additional post-etch treatments to restore interface quality.^{56,57} In contrast, the Ga-assisted *in situ* LPCVD etching approach employed in this work offers a damage-free, thermally driven alternative that avoids ion bombardment and is expected to preserve the integrity of the etched sidewalls. Such integration of LPCVD growth and plasma-free etching within a single process flow is reflected in the low ideality factor and good rectification behavior observed in our devices.

To further evaluate the doping and junction properties, C–V measurements were performed, as shown in Fig. 5(b). The capacitance decreased with increasing reverse bias, and the corresponding $1/C^2$ –V plot exhibited a linear relationship, characteristic of a uniformly doped Schottky junction. The V_{bi} and $N_d^+ - N_a^-$ are determined using the following formulas using the relative permittivity of β -Ga₂O₃, $\epsilon_r = 10$, and the density of states in the conduction band, $N_C = 5.2 \times 10^{18}$ cm⁻³, where A represents the device area:^{58,59}

$$N_d^+ - N_a^- = \frac{2}{q\epsilon_r\epsilon_0 A^2 \left(\frac{d\frac{1}{C^2}}{dV} \right)}, \quad (1)$$

$$\frac{A^2}{C^2} = qV_{bi} + \frac{kT}{q} \ln \left[\frac{N_c}{N_d^+ - N_a^-} \right]. \quad (2)$$

The built-in potential (V_{bi}), estimated by extrapolating the linear region of the $1/C^2$ –V curve to the voltage axis, was found to be ~3.67 V. From the C–V analysis, an average net carrier density ($N_d^+ - N_a^-$) of 2.1×10^{17} cm⁻³ was extracted, matching well with the doping level targeted for the (201) β -Ga₂O₃ drift layer. As shown in Fig. 5(c), the net carrier density profile is flat and uniform across the drift layer, confirming the consistency of doping achieved during the epitaxial growth process. In addition, no clear indication of an upward slope or surface donor accumulation is observed in the carrier density profile, suggesting that the high-temperature *in situ* LPCVD etching process did not lead to any noticeable dopant diffusion from the SiO₂ mask, consistent with prior studies reporting minimal interdiffusion at β -Ga₂O₃/SiO₂ interfaces even after annealing at high temperatures.⁶⁰

To assess the thermal stability and transport mechanisms of the β -Ga₂O₃ Schottky barrier diodes fabricated on sapphire substrates, temperature-dependent current–voltage (J–V–T) measurements were performed from 25 to 250 °C, as shown in Fig. 6. In the linear-scale forward J–V plots shown in Fig. 6(a), the forward current density increases with temperature, which is characteristic of thermionic emission over the Schottky barrier. As the temperature rises, electrons gain additional thermal energy, increasing their probability of surmounting the Schottky barrier and resulting in enhanced forward conduction. This temperature-enhanced barrier injection becomes particularly prominent at low-to-moderate




FIG. 6. Temperature-dependent current–voltage (J–V–T) characteristics of a 70 μ m diameter quasi-vertical β -Ga₂O₃ SBD measured at 25, 100, 200, and 250 °C. (a) Forward J–V characteristics showing a monotonic increase in on-current density with temperature. (b) Semi-log J–V plot showing higher leakage current at elevated temperatures. (c) Extracted specific on-resistance ($R_{on,sp}$) vs forward bias voltage at different temperatures.

forward bias, where transport is barrier-limited and governed by the following Schottky diode equations:

$$J = J_s \left[\exp \left(\frac{qV}{\eta k_0 T} \right) - 1 \right], \quad (3)$$

$$J_s = A^* T^2 \exp \left(-\frac{q\Phi_B}{k_0 T} \right), \quad (4)$$

$$A^* = \frac{4\pi q m_n^* k_0^2}{h^3}, \quad (5)$$

where q is the electric charge, k_0 is the Boltzmann constant, η is the ideality factor, J_s is the reverse saturation current density, Φ_B is the Schottky barrier height, and A^* is Richardson's constant, which is calculated to be $41.04 \text{ A cm}^{-2} \text{ K}^{-2}$.^{59,61,62} The semi-logarithmic forward J-V characteristics [Fig. 6(b)] further illustrate this trend, revealing an increase in on-current from 53 to 90 A cm^{-2} from 25 to 250°C at the same forward bias of 4 V . Notably, while the current continues to rise with temperature in the barrier-limited regime (low bias), the increase saturates in the high bias (ohmic) region. This saturation is likely due to increased phonon scattering and reduced carrier mobility within the drift region and contact layers at elevated temperatures, a behavior typical in semiconductors where the electron-phonon interaction dominates at high fields and temperatures.⁶³ In addition, self-heating and series resistance effects may begin to influence the I-V shape at high current levels,⁶¹ particularly in devices with a small footprint and limited thermal sinking. Figure 6(c) quantifies the temperature dependence of $R_{on,sp}$ extracted from the linear region of the forward J-V characteristics. A non-monotonic trend is observed: while $R_{on,sp}$ initially decreases with increasing temperature in the low-to-moderate forward bias regime due to thermally assisted carrier injection, the inset reveals that $R_{on,sp}$ increases in the high-bias regime at elevated temperatures. This divergent behavior arises from two competing effects. At low biases, thermionic emission dominates and benefits from enhanced carrier activation and interface injection, which reduces the effective series resistance. However, at higher forward biases where the current becomes limited by the series resistance of the drift region, the dominant factor becomes carrier mobility. As the temperature increases, enhanced lattice vibrations increase electron-phonon scattering, leading to reduced electron mobility in the $\beta\text{-Ga}_2\text{O}_3$ drift region and thus a rise in $R_{on,sp}$ under high-field conditions. This trend, decreasing $R_{on,sp}$ at low bias and increasing $R_{on,sp}$ at high bias with temperature, is characteristic of $\beta\text{-Ga}_2\text{O}_3$ Schottky barrier diodes and is consistent with earlier observations in radiation and thermally stressed devices.^{24,59,64} The ability to maintain rectifying behavior and consistent conduction characteristics over a wide temperature range demonstrates the structural and electrical robustness of the LPCVD-grown $\beta\text{-Ga}_2\text{O}_3$ layers and the reliability of the plasma-free device processing strategy.

Figure 7 shows the extracted Schottky barrier height (Φ_B), ideality factor (η), reverse leakage current ($I_{reverse}$), and rectification ratio (I_{on}/I_{off}) as a function of temperature for the fabricated diodes. As shown in Fig. 7(a), the barrier height increases from 0.80 eV at 25°C to 1.16 eV at 250°C , consistent with the expectations of the thermionic emission (TE) model in the presence of barrier inhomogeneities.⁶⁵⁻⁶⁹ At lower temperatures, current conduction tends to be dominated by electrons traversing lower-barrier patches at the metal/semiconductor interface. As temperature increases, more carriers acquire sufficient thermal energy to surmount higher barrier regions, effectively raising the extracted Φ_B . This phenomenon, attributed to lateral inhomogeneities in the Schottky contact, has been reported in previous studies for ultra-wide bandgap semiconductors^{59,70,71} and is typically associated with non-idealities, including interfacial disorder, grain boundaries, or residual contaminants. The extracted ideality factor η , also shown in Fig. 7(a), increases modestly from 1.31 at 25°C to 1.42 at 250°C . This slight increase with temperature suggests a gradual deviation from ideal thermionic emission behavior, potentially due to enhanced recombination or tunneling contributions at higher temperatures. In practice, temperature-induced changes in η can also reflect evolving interface conditions, including thermally activated trap-assisted transport or bias-dependent modulation of interface states. Nevertheless, the relatively low η across the full temperature range indicates a high-quality Schottky junction with minimal leakage paths and well-behaved transport characteristics. Figure 7(b) further evaluates the thermal stability of the diode by plotting the reverse leakage current (measured at -4 V) and the I_{on}/I_{off} ratio (measured at $\pm 4 \text{ V}$) as a function of temperature. As expected, reverse leakage current increases with temperature, rising from $4.9 \times 10^{-6} \text{ A/cm}^2$ at 25°C to $1.7 \times 10^{-4} \text{ A/cm}^2$ at 250°C . This behavior is typical of Schottky diodes and is attributed to thermally excited electrons gaining sufficient energy to surmount the barrier or engage in thermionic field emission processes.^{59,61,65,72} The increase in leakage is particularly pronounced beyond 200°C , where lattice vibrations and interfacial trap activity likely contribute to additional leakage channels. Consequently, the I_{on}/I_{off} ratio decreases with increasing temperature, dropping by nearly two orders of magnitude from 1×10^7 at 25°C to below 5.3×10^5 at 250°C . Despite this




FIG. 7. Temperature-dependent Schottky diode performance metrics. (a) Extracted Schottky barrier height (Φ_B) and ideality factor (η) as a function of temperature, showing an increase in Φ_B and η with rising temperature. (b) Reverse leakage current ($J_{reverse}$) and on/off current ratio (I_{on}/I_{off}) vs temperature, illustrating the thermally activated increase in leakage and corresponding reduction in rectification ratio at elevated temperatures.




FIG. 8. (a) Reverse J-V characteristics of four quasi-vertical β -Ga₂O₃ SBDs, showing breakdown voltages ranging from 73 to 100 V, corresponding to parallel-plate electric field strengths between 1.66 and 1.94 MV/cm. The inset shows an optical micrograph of a representative 150 μ m-diameter device with an anode-to-mesa edge spacing of 8 μ m. (b) TCAD-simulated 2D electric field distribution (contour plot) under reverse bias conditions (at 100 V), revealing electric field crowding near the anode perimeter. The device cross section in the simulation incorporates an inclined mesa sidewall ($\sim 60^\circ$), consistent with the measured device geometry. (c) 1D electric field profile extracted along the cutline AA', further confirming peak field intensification near the anode edges.

decline, the device maintains strong rectification performance across the full temperature range, which indicates the thermal resilience of the LPCVD-grown β -Ga₂O₃ stack and the plasma-free etch-defined mesa architecture. These results confirm that the device remains functional and rectifying at elevated temperatures, and the interface quality is preserved even in thermally stressed regimes.

Finally, to assess the reverse blocking capability of the fabricated β -Ga₂O₃ Schottky diodes, reverse breakdown measurements were performed under steady-state voltage sweep conditions, as shown in Fig. 8(a). The diodes exhibited breakdown voltages ranging from 73 to 100 V, corresponding to parallel-plate electric field strengths between 1.66 and 1.94 MV/cm. The parallel-plate field under the reverse breakdown condition was estimated using one-dimensional electrostatics, $E_{field} = \sqrt{\frac{qN_d V_{BR}}{\epsilon}}$, where q is the charge of the electron, N_d is the doping of the semiconductor, V_{BR} is the breakdown voltage, and ϵ is the permittivity of Ga₂O₃. It should be noted that the observed breakdown voltages are primarily influenced by the relatively high doping concentration (2.1×10^{17} cm⁻³) in the drift layer, which limits the depletion width and hence the maximum sustainable field. Although the LPCVD-grown β -Ga₂O₃ layers exhibit good structural and morphological quality, substrate and interface-related effects cannot be entirely ruled out. The use of c-plane sapphire, while advantageous for its cost-effectiveness and electrical insulation, introduces lattice mismatch with β -Ga₂O₃. This mismatch may lead to interfacial strain and dislocations that, although not obvious in surface morphology or crystallinity measurements, can influence the local electric field distribution under reverse bias. Furthermore, the heteroepitaxial interface and mesa geometry may also result in localized field crowding and early onset of breakdown.

To further investigate the reverse breakdown behavior and electric field distribution, two-dimensional Technology Computer-Aided Design (TCAD) simulations were conducted based on the device geometry. The device cross section in the simulation uses an inclined mesa sidewall ($\sim 60^\circ$), consistent with Fig. 1(c). As shown in Fig. 8(b), the simulated reverse bias field profile at 100 V reveals a pronounced electric field concentration near the perimeter of the anode contact. This effect is further confirmed by the extracted

1D electric field profile along the AA' cutline in Fig. 8(c), which shows the peak electric field localized near the anode edge. The simulations also indicate that the lateral depletion spreading remains well confined within the anode-to-mesa edge spacing, indicating that sidewall effects are not the dominant limitation in this device geometry. These results align with common field crowding phenomena observed in vertical Schottky structures and emphasize the importance of careful peripheral contact layout and junction termination. Further improvements in field uniformity and breakdown performance could be achieved by incorporating optimized edge termination by deep etching or advanced field management designs in future device generations. Nevertheless, the results validate the feasibility of achieving consistent reverse blocking performance in quasi-vertical β -Ga₂O₃ Schottky diodes fabricated entirely through LPCVD growth and *in situ* plasma-free etching. This integration pathway offers a scalable, plasma-damage-minimized approach for developing future high-voltage β -Ga₂O₃ devices, particularly when paired with lower doping, thicker drift layers, engineered buffer architectures, and field management techniques, and represents an important first step in establishing a unified LPCVD growth-etch platform whose significance extends beyond the present device geometry to field-sensitive architectures, where the preservation of etched sidewall quality directly plays a critical role in controlling electric-field distribution, leakage, and breakdown.

IV. CONCLUSIONS

In summary, this work demonstrates the first realization of quasi-vertical β -Ga₂O₃ Schottky barrier diodes fabricated entirely using a plasma-free LPCVD-based process, from epitaxial growth to *in situ* etching for mesa isolation, on insulating sapphire substrates. Leveraging the *in situ* Ga-assisted LPCVD etching technique, we achieved plasma damage-free mesa isolation with an etch depth of 3.6 μ m and $\sim 60^\circ$ inclined sidewalls. The resulting SBDs exhibited excellent forward characteristics with an ideality factor of 1.29, a Schottky barrier height of 0.83 eV, and a low specific on-resistance of 8.6 m Ω cm². Temperature-dependent I-V-T analysis revealed thermionic emission-dominated transport with strong

thermal stability and a modest increase in Schottky barrier height and ideality factor, likely attributed to interface inhomogeneities and barrier non-uniformity. The devices exhibited low and stable reverse leakage characteristics, achieving breakdown fields of up to 1.94 MV/cm. Although the breakdown voltage was limited by the relatively high drift layer doping concentration, the demonstrated reverse blocking capability, along with robust forward conduction and thermal performance, highlight the promise of LPCVD-grown and etched β -Ga₂O₃ devices. The integration of epitaxy and etching within a single LPCVD platform offers a scalable and low-damage fabrication route for next-generation UWBG power electronics. These results also provide a critical step toward enabling cost-effective, high-voltage, and thermally resilient β -Ga₂O₃-based device architectures on foreign substrates.

ACKNOWLEDGMENTS

The authors acknowledge the funding support from the National Science Foundation (NSF) under Award Nos. 2501623 and 2532898, the Ralph E. Powe Junior Faculty Enhancement Award (Fiscal Year 2025), sponsored by the Oak Ridge Associated Universities, the Draper Scholars Program, and the Researchers and Scholars Investment Fund from the UMass Lowell Office of Research Development.

AUTHOR DECLARATIONS

Conflict of Interest

The authors have no conflicts to disclose.

Author Contributions

Saleh Ahmed Khan: Data curation (lead); Formal analysis (equal); Investigation (equal); Visualization (equal); Writing – original draft (equal). **Ahmed Ibrelijic:** Data curation (equal); Formal analysis (equal); Investigation (supporting); Visualization (supporting); Writing – original draft (supporting). **A. F. M. Anhar Uddin Bhuiyan:** Conceptualization (lead); Formal analysis (equal); Funding acquisition (lead); Investigation (equal); Methodology (lead); Project administration (lead); Resources (lead); Software (equal); Supervision (lead); Validation (lead); Visualization (lead); Writing – original draft (lead); Writing – review & editing (lead).

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

REFERENCES

1. A. J. Green, J. Speck, G. Xing, P. Moens, F. Allerstam, K. Gummelius, T. Neyer, A. Arias-Purdue, V. Mehrotra, A. Kuramata *et al.*, *APL Mater.* **10**(2), 029201 (2022).
2. M. Higashiwaki, K. Sasaki, A. Kuramata, T. Masui, and S. Yamakoshi, *Appl. Phys. Lett.* **100**(1), 013504 (2012).
3. M. Higashiwaki and G. H. Jessen, *Appl. Phys. Lett.* **112**, 060401 (2018).
4. J. Liu, J. Lu, and A. F. M. A. U. Bhuiyan, *Mater. Sci. Semicond. Process.* **195**, 109627 (2025).
5. A. Kuramata, K. Koshi, S. Watanabe, Y. Yamaoka, T. Masui, and S. Yamakoshi, *Jpn. J. Appl. Phys.* **55**(12), 1202A2 (2016).
6. S. J. Pearton, J. Yang, P. H. Cary, F. Ren, J. Kim, M. J. Tadjer, and M. A. Mastro, *Appl. Phys. Rev.* **5**(1), 011301 (2018).
7. P. Dong, J. Zhang, Q. Yan, Z. Liu, P. Ma, H. Zhou, and Y. Hao, *IEEE Electron Device Lett.* **43**(5), 765–768 (2022).
8. Z. Feng, A. F. M. A. U. Bhuiyan, M. R. Karim, and H. Zhao, *Appl. Phys. Lett.* **114**(25), 250601 (2019).
9. C. Peterson, A. Bhattacharyya, K. Chanchaiworawit, R. Kahler, S. Roy, Y. Liu, S. Rebollo, A. Kallistova, T. E. Mates, and S. Krishnamoorthy, *Appl. Phys. Lett.* **125**(18), 182103 (2024).
10. S. A. Khan, A. Ibrelijic, S. Margiotta, and A. F. M. A. U. Bhuiyan, *Appl. Phys. Lett.* **126**(1), 012103 (2025).
11. A. F. M. A. U. Bhuiyan, Z. Feng, J. M. Johnson, Z. Chen, H.-L. Huang, J. Hwang, and H. Zhao, *Appl. Phys. Lett.* **115**(12), 120602 (2019).
12. A. F. M. A. U. Bhuiyan, Z. Feng, J. M. Johnson, H.-L. Huang, J. Sarker, M. Zhu, M. R. Karim, B. Mazumder, J. Hwang, and H. Zhao, *APL Mater.* **8**(3), 031104 (2020).
13. A. F. M. A. U. Bhuiyan, Z. Feng, J. M. Johnson, H.-L. Huang, J. Hwang, and H. Zhao, *Appl. Phys. Lett.* **117**(14), 142107 (2020).
14. Z. Feng, A. F. M. A. U. Bhuiyan, N. K. Kalarickal, S. Rajan, and H. Zhao, *Appl. Phys. Lett.* **117**(22), 222106 (2020).
15. A. F. M. A. U. Bhuiyan, Z. Feng, J. M. Johnson, H.-L. Huang, J. Hwang, and H. Zhao, *Cryst. Growth Des.* **20**(10), 6722–6730 (2020).
16. Z. Feng, A. F. M. A. U. Bhuiyan, Z. Xia, W. Moore, Z. Chen, J. F. McGlone, D. R. Daughton, A. R. Arehart, S. A. Ringel, S. Rajan, and H. Zhao, *Phys. Status Solidi RRL* **14**(8), 2000145 (2020).
17. A. F. M. A. U. Bhuiyan, Z. Feng, H.-L. Huang, L. Meng, J. Hwang, and H. Zhao, *J. Vac. Sci. Technol. A* **39**(6), 063207 (2021).
18. A. F. M. A. U. Bhuiyan, Z. Feng, L. Meng, and H. Zhao, *J. Mater. Res.* **36**(23), 4804–4815 (2021).
19. N. K. Kalarickal, Z. Feng, A. Bhuiyan, Z. Xia, W. Moore, J. F. McGlone, A. R. Arehart, S. A. Ringel, H. Zhao, and S. Rajan, *IEEE Trans. Electron Devices* **68**(1), 29–35 (2021).
20. A. F. M. A. U. Bhuiyan, Z. Feng, L. Meng, A. Fiedler, H.-L. Huang, A. T. Neal, E. Steinbrunner, S. Mou, J. Hwang, S. Rajan, and H. Zhao, *J. Appl. Phys.* **131**, 145301 (2022).
21. L. Meng, Z. Feng, A. F. M. A. U. Bhuiyan, and H. Zhao, *Cryst. Growth Des.* **22**(6), 3896 (2022).
22. A. F. M. A. U. Bhuiyan, Z. Feng, H.-L. Huang, L. Meng, J. Hwang, and H. Zhao, *J. Vac. Sci. Technol. A* **40**, 062704 (2022).
23. A. F. M. A. U. Bhuiyan, Z. Feng, L. Meng, and H. Zhao, *J. Appl. Phys.* **133**, 211103 (2023).
24. S. A. Khan, S. Saha, U. Singisetti, and A. F. M. A. U. Bhuiyan, *J. Appl. Phys.* **136**(22), 225701 (2024).
25. J. Zhang, P. Dong, K. Dang, Y. Zhang, Q. Yan, H. Xiang, J. Su, Z. Liu, M. Si, J. Gao *et al.*, *Nat. Commun.* **13**(1), 3900 (2022).
26. A. Mauze, Y. Zhang, T. Itoh, F. Wu, and J. S. Speck, *APL Mater.* **8**(2), 021104 (2020).
27. Z. Wen, K. Khan, X. Zhai, and E. Ahmadi, *Appl. Phys. Lett.* **122**, 082101 (2023).
28. Y. Zhang, Z. Feng, M. R. Karim, and H. Zhao, *J. Vac. Sci. Technol. A* **38**(5), 050806 (2020).
29. H. N. Masten, J. S. Lundh, T. I. Feygelson, K. Sasaki, Z. Cheng, J. A. Spencer, P.-Y. Liao, J. K. Hite, D. J. Pennachio, A. G. Jacobs, M. A. Mastro, B. N. Feigelson, A. Kuramata, P. Ye, S. Graham, B. B. Pate, K. D. Hobart, T. J. Anderson, and M. J. Tadjer, *Appl. Phys. Lett.* **124**, 153502 (2024).
30. N. K. Kalarickal, Z. Feng, A. F. M. A. U. Bhuiyan, Z. Xia, W. Moore, J. F. McGlone, A. R. Arehart, S. A. Ringel, H. Zhao, and S. Rajan, *IEEE Trans. Electron Devices* **68**(1), 29–35 (2021).
31. N. K. Kalarickal, Z. Xia, J. F. McGlone, Y. Liu, W. Moore, A. R. Arehart, S. A. Ringel, and S. Rajan, *J. Appl. Phys.* **127**(21), 215706 (2020).
32. S. Saha, W. Amir, J. Liu, L. Meng, D. Yu, H. Zhao, and U. Singisetti, *IEEE Electron Device Lett.* **46**(5), 725 (2025).
33. S. Sharma, L. Meng, A. F. M. A. U. Bhuiyan, Z. Feng, D. Eason, H. Zhao, and U. Singisetti, *IEEE Electron Device Lett.* **43**(12), 2029–2032 (2022).
34. C. N. Saha, A. Vaidya, A. F. M. A. U. Bhuiyan, L. Meng, S. Sharma, H. Zhao, and U. Singisetti, *Appl. Phys. Lett.* **122**, 182106 (2023).

³⁵H.-C. Huang, Z. Ren, A. Bhuiyan, Z. Feng, Z. Yang, X. Luo, A. Q. Huang, A. Green, K. Chabak, H. Zhao, and X. Li, *Appl. Phys. Lett.* **121**, 052102 (2022).

³⁶G. Alfieri, A. Mihaila, P. Godignon, J. B. Varley, and L. Vines, *J. Appl. Phys.* **130**, 025701 (2021).

³⁷J. Yang, Z. Sparks, F. Ren, S. J. Pearton, and M. Tadjer, *J. Vac. Sci. Technol. B* **36**, 061201 (2018).

³⁸Y. Zhang, A. Mauze, and J. S. Speck, *Appl. Phys. Lett.* **115**, 013501 (2019).

³⁹S. Rebollo, T. Itoh, S. Krishnamoorthy, and J. S. Speck, *Appl. Phys. Lett.* **125**, 012102 (2024).

⁴⁰H. Okumura and T. Tanaka, *Jpn. J. Appl. Phys.* **58**(12), 120902 (2019).

⁴¹M. Kim, H.-C. Huang, J. D. Kim, K. D. Chabak, A. R. K. Kalapala, W. Zhou, and X. Li, *Appl. Phys. Lett.* **113**, 222104 (2018).

⁴²H.-C. Huang, M. Kim, X. Zhan, K. Chabak, J. D. Kim, A. Kvitt, D. Liu, Z. Ma, J.-M. Zuo, and X. Li, *ACS Nano* **13**(8), 8784–8792 (2019).

⁴³N. K. Kalarickal, A. Fiedler, S. Dhara, H.-L. Huang, A. F. M. A. U. Bhuiyan, M. W. Rahman, T. Kim, Z. Xia, Z. J. Eddine, A. Dheenan *et al.*, *Appl. Phys. Lett.* **119**(12), 123503 (2021).

⁴⁴S. Dhara, N. K. Kalarickal, A. Dheenan, S. I. Rahman, C. Joishi, and S. Rajan, *Appl. Phys. Lett.* **123**, 023503 (2023).

⁴⁵C. A. Gorsak, H. J. Bowman, K. R. Gann, J. T. Buontempo, K. T. Smith, P. Tripathi, J. Steele, D. Jena, D. G. Schlom, H. G. Xing, M. O. Thompson, and H. P. Nair, *Appl. Phys. Lett.* **125**, 242103 (2024).

⁴⁶T. Oshima and Y. Oshima, *Appl. Phys. Lett.* **124**, 042110 (2024).

⁴⁷T. Oshima and Y. Oshima, *Appl. Phys. Lett.* **122**, 162102 (2023).

⁴⁸T. Oshima and Y. Oshima, *Appl. Phys. Express* **16**(6), 066501 (2023).

⁴⁹S. A. Khan, A. Ibeljic, and A. F. M. A. U. Bhuiyan, “Plasma damage-free *in situ* etching of β -Ga₂O₃ using solid-source gallium in the LPCVD system,” *Appl. Phys. Lett.* **127**, 102105 (2025).

⁵⁰S. Rafique, L. Han, A. T. Neal, S. Mou, J. Boeckl, and H. Zhao, *Phys. Status Solidi A* **215**(2), 1700467 (2018).

⁵¹X. Z. Liu, P. Guo, T. Sheng, L. X. Qian, W. L. Zhang, and Y. R. Li, *Opt. Mater.* **51**, 203–207 (2016).

⁵²Y. Chen, H. Liang, X. Xia, P. Tao, R. Shen, Y. Liu, Y. Feng, Y. Zheng, X. Li, and G. Du, *J. Mater. Sci.: Mater. Electron.* **26**(5), 3231–3235 (2015).

⁵³M. J. Tadjer, M. A. Mastro, N. A. Mahadik, M. Currie, V. D. Wheeler, J. A. Freitas, Jr., J. D. Greenlee, J. K. Hite, K. D. Hobart, C. R. Eddy, Jr., and F. J. Kub, *J. Electron. Mater.* **45**(4), 2031–2037 (2016).

⁵⁴P. Ma, J. Zheng, X. Liu, Z. Liu, Y. Zuo, and B. Cheng, *J. Semicond.* **45**(2), 022502 (2024).

⁵⁵C. Kranert, C. Sturm, R. Schmidt-Grund, and M. Grundmann, *Sci. Rep.* **6**, 35964 (2016).

⁵⁶H. Okumura, Y. Kato, T. Oshima, and T. Palacios, *Jpn. J. Appl. Phys.* **58**(SB), SBB12 (2019).

⁵⁷R. Lingaparthi, K. Sasaki, Q. T. Thieu, A. Takatsuka, F. Otsuka, S. Yamakoshi, and A. Kuramata, *Appl. Phys. Express* **12**(7), 074008 (2019).

⁵⁸X. Lu, X. Zhou, H. Jiang, K. W. Ng, Z. Chen, Y. Pei, K. M. Lau, and G. Wang, *IEEE Electron Device Lett.* **41**(3), 449–452 (2020).

⁵⁹S. Saha, L. Meng, Z. Feng, A. F. M. Anhar Uddin Bhuiyan, H. Zhao, and U. Singisetti, *Appl. Phys. Lett.* **120**(12), 122106 (2022).

⁶⁰C. J. Klingshirn, A. Jayawardena, S. Dhar, R. P. Ramamurthy, D. Morisette, T. Zheleva, A. Lelis, and L. G. Salamanca-Riba, *J. Appl. Phys.* **129**, 195705 (2021).

⁶¹Z. A. Jian, S. Mohanty, and E. Ahmadi, *Appl. Phys. Lett.* **116**, 152104 (2020).

⁶²A. Jayawardena, A. C. Ahyi, and S. Dhar, *Semicond. Sci. Technol.* **31**(11), 115002 (2016).

⁶³K. Ghosh and U. Singisetti, *Appl. Phys. Lett.* **109**(7), 072102 (2016).

⁶⁴L. Zhou, H. Chen, T. Xu, J. Ruan, Y. Lai, Y. Deng, J. Chen, X. Zou, X. Lu, L. Chen, and X. Ouyang, *Appl. Phys. Lett.* **124**, 013506 (2024).

⁶⁵J. H. Werner and H. H. Gütter, *J. Appl. Phys.* **69**(3), 1522–1533 (1991).

⁶⁶R. T. Tung, *Appl. Phys. Rev.* **1**, 011304 (2014).

⁶⁷R. T. Tung, *Phys. Rev. B* **45**(23), 13509–13523 (1992).

⁶⁸W. Mönch, *Appl. Phys. A* **87**(3), 359–366 (2007).

⁶⁹W. Mönch, *J. Vac. Sci. Technol. B* **17**(4), 1867–1876 (1999).

⁷⁰P. R. S. Reddy, V. Janardhanam, K.-H. Shim, V. R. Reddy, S.-N. Lee, S.-J. Park, and C.-J. Choi, *Vacuum* **171**, 109012 (2020).

⁷¹H. Sheoran, B. R. Tak, N. Manikanthababu, and R. Singh, *ECS J. Solid State Sci. Technol.* **9**(5), 055004 (2020).

⁷²C. Fares, F. Ren, and S. J. Pearton, *ECS J. Solid State Sci. Technol.* **8**(7), Q3007 (2019).