More Like this

1. R-Accelerator: An RRAM-Based CGRA Accelerator With Logic Contraction

   https://doi.org/10.1109/TVLSI.2019.2925937  

   Chen, Zhengyu ; Zhou, Hai ; Gu, Jie ( November 2019 , IEEE Transactions on Very Large Scale Integration (VLSI) Systems)
2. A Dynamic Timing Enhanced DNN Accelerator With Compute-Adaptive Elastic Clock Chain Technique

   https://doi.org/10.1109/JSSC.2020.3027953  

   Jia, Tianyu ; Ju, Yuhao ; Gu, Jie ( January 2021 , IEEE Journal of Solid-State Circuits)
3. GraphPulse: An Event-Driven Hardware Accelerator for Asynchronous Graph Processing

   https://doi.org/10.1109/MICRO50266.2020.00078  

   Rahman, Shafiur ; Abu-Ghazaleh, Nael ; Gupta, Rajiv ( October 2020 , 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO))

   Graph processing workloads are memory intensive with irregular access patterns and large memory footprint resulting in low data locality. Their popular software implementations typically employ either Push or Pull style propagation of changes through the graph over multiple iterations that follow the Bulk Synchronous Model. The performance of these algorithms on traditional computing systems is limited by random reads/writes of vertex values, synchronization overheads, and additional overheads for tracking active sets of vertices or edges across iterations. In this paper, we present GraphPulse, a hardware framework for asynchronous graph processing with event-driven scheduling that overcomes the performance limitations of software frameworks. Event-driven computation model enables a parallel dataflow-style execution where atomic updates and active sets tracking are inherent to the model; thus, scheduling complexity is reduced and scalability is enhanced. The dataflow nature of the architecture also reduces random reads of vertex values by carrying the values in the events themselves. We capitalize on the update properties commonly present in graph algorithms to coalesce in-flight events and substantially reduce the event storage requirement and the processing overheads incurred. GraphPulse event-model naturally supports asynchronous graph processing, enabling substantially faster convergence by exploiting available parallelism, reducing work, and eliminating synchronization at iterationmore »boundaries. The framework provides easy to use programming interface for faster development of hardware graph accelerators. A single GraphPulse accelerator achieves up to 74x speedup (28x on average) over Ligra, a state of the art software framework, running on a 12 core CPU. It also achieves an average of 6.2x speedup over Graphicionado, a state of the art graph processing accelerator.« less
4. Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim

   https://doi.org/10.1109/EMC249363.2019.00012  

   Farshchi, Farzad ; Huang, Qijing ; Yun, Heechul ( February 2019 , 2019 2nd Workshop on Energy Efficient Machine Learning and Cognitive Computing for Embedded Applications (EMC2))
5. Multiwavelength Observations of 2HWC J1928+177: Dark Accelerator or New TeV Gamma-Ray Binary?

   https://doi.org/10.3847/1538-4357/ab9631  

   Mori, Kaya ; An, Hongjun ; Feng, Qi ; Malone, Kelly ; Prado, Raul R. ; Schutt, Yve E. ; Dingus, Brenda L. ; Gotthelf, E. V. ; Hailey, Charles J. ; Hare, Jeremy ; et al ( July 2020 , The Astrophysical Journal)