More Like this

1. Computational Associative Memory Powered by Ferroelectric Memory

   https://doi.org/10.1109/DRC58590.2023.10187048  

   Ni, Kai; Xiao, Yi; Deng, Shan; Narayanan, Vijaykrishnan (June 2023, IEEE)
2. Memory equalizer for lateral management of heterogeneous memory

   https://doi.org/10.1145/3132402.3132437  

   Ye, Chencheng; Ding, Chen; Jin, Hai (January 2017, Proceedings of the International Symposium on Memory Systems (MEMSYS 2017))
3. Improving memory via automated targeted memory reactivation during sleep

   https://doi.org/10.1111/jsr.13731  

   Whitmore, Nathan W.; Harris, Jasmine C.; Kovach, Torin; Paller, Ken A. (December 2022, Journal of Sleep Research)
4. TENET: Memory Safe and Fault Tolerant Persistent Transactional Memory}

   Madhava Krishnan Ramanathan; Diyu Zhou; Wook-Hee Kim; Sudarsun Kannan; Sanidhya Kashyap; Changwoo Min (February 2023, 21st USENIX Conference on File and Storage Technologies)

   Ashvin Goel; Dalit Naor (Ed.)

   Byte-addressable non-volatile memory (NVM) allows programs to directly access storage using memory interface without going through the expensive conventional storage stack. However, direct access to NVM makes the NVM data vulnerable to software bugs and hardware errors. This issue is critical because, unlike DRAM, corrupted data can persist forever, even after the system restart. Albeit the plethora of research on NVM programs and systems, there is little focus on protecting NVM data from software bugs and hardware errors. In this paper, we propose TENET, a new NVM programming framework, which guarantees memory safety and fault tolerance to protect NVM data against software bugs and hardware errors. TENET provides the popular persistent transactional memory (PTM) programming model. TENET leverages the concurrency guarantees (i.e., ACID properties) of PTM to provide performant and cost-efficient memory safety and fault tolerance. Our evaluations show that TENET offers an enhanced protection scope at a modest performance overhead and storage cost as compared to other PTMs with partial or no memory safety and fault tolerance support. 

   more » « less
5. Processing-in-Memory using Optically-Addressed Phase Change Memory

   https://doi.org/10.1109/ISLPED58423.2023.10244409  

   Yang, Guowei; Demirkiran, Cansu; Kizilates, Zeynep; Ocampo, Carlos; Coskun, Ayse; Joshi, Ajay (August 2023, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED) 2023)

   Today’s Deep Neural Network (DNN) inference systems contain hundreds of billions of parameters, resulting in significant latency and energy overheads during inference due to frequent data transfers between compute and memory units. Processing-in-Memory (PiM) has emerged as a viable solution to tackle this problem by avoiding the expensive data movement. PiM approaches based on electrical devices suffer from throughput and energy efficiency issues. In contrast, Optically-addressed Phase Change Memory (OPCM) operates with light and achieves much higher throughput and energy efficiency compared to its electrical counterparts. This paper introduces a system-level design that takes the OPCM programming overhead into consideration, and identifies that the programming cost dominates the DNN inference on OPCM-based PiM architectures. We explore the design space of this system and identify the most energy-efficient OPCM array size and batch size. We propose a novel thresholding and reordering technique on the weight blocks to further reduce the programming overhead. Combining these optimizations, our approach achieves up to 65.2x higher throughput than existing photonic accelerators for practical DNN workloads. 

   more » « less