skip to main content

Attention:

The NSF Public Access Repository (PAR) system and access will be unavailable from 11:00 PM ET on Friday, December 13 until 2:00 AM ET on Saturday, December 14 due to maintenance. We apologize for the inconvenience.


Title: Dielectrophoresis-Based Positioning of Carbon Nanotubes for Wafer-Scale Fabrication of Carbon Nanotube Devices
In this paper, we report the wafer-scale fabrication of carbon nanotube field-effect transistors (CNTFETs) with the dielectrophoresis (DEP) method. Semiconducting carbon nanotubes (CNTs) were positioned as the active channel material in the fabrication of carbon nanotube field-effect transistors (CNTFETs) with dielectrophoresis (DEP). The drain-source current (IDS) was measured as a function of the drain-source voltage (VDS) and gate-source voltage (VGS) from each CNTFET on the fabricated wafer. The IDS on/off ratio was derived for each CNTFET. It was found that 87% of the fabricated CNTFETs was functional, and that among the functional CNTFETs, 30% of the CNTFETs had an IDS on/off ratio larger than 20 while 70% of the CNTFETs had an IDS on/off ratio lower than 20. The highest IDS on/off ratio was about 490. The DEP-based positioning of carbon nanotubes is simple and effective, and the DEP-based device fabrication steps are compatible with Si technology processes and could lead to the wafer-scale fabrication of CNT electronic devices.  more » « less
Award ID(s):
1740687
PAR ID:
10303184
Author(s) / Creator(s):
; ; ;
Date Published:
Journal Name:
Micromachines
Volume:
12
Issue:
1
ISSN:
2072-666X
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. Abstract

    To exploit their charge transport properties in transistors, semiconducting carbon nanotubes must be assembled into aligned arrays comprised of individualized nanotubes at optimal packing densities. However, achieving this control on the wafer‐scale is challenging. Here, solution‐based shear in substrate‐wide, confined channels is investigated to deposit continuous films of well‐aligned, individualized, semiconducting nanotubes. Polymer‐wrapped nanotubes in organic ink are forced through sub‐mm tall channels, generating shear up to 10 000 s−1uniformly aligning nanotubes across substrates. The ink volume and concentration, channel height, and shear rate dependencies are elucidated. Optimized conditions enable alignment within a ±32° window, at 50 nanotubes µm−1, on 10 × 10 cm2substrates. Transistors (channel length of 1–5 µm) are fabricated parallel and perpendicular to the alignment. The parallel transistors perform with 7× faster charge carrier mobility (101 and 49 cm2V−1s−1assuming array and parallel‐plate capacitances, respectively) with high on/off ratio of 105. The spatial uniformity varies ±10% in density, ±2° in alignment, and ±7% in mobility. Deposition occurs within seconds per wafer, and further substrate scaling is viable. Compared to random networks, aligned nanotube films promise to be a superior platform for applications including sensors, flexible/stretchable electronics, and light emitting and harvesting devices.

     
    more » « less
  2. Semiconducting carbon nanotubes are robust molecules with nanometer-scale diameters that can be used in field-effect transistors, from larger thin-film implementation to devices that work in conjunction with silicon electronics, and can potentially be used as a platform for high-performance digital electronics as well as radio-frequency and sensing applications. Recent progress in the materials, devices, and technologies related to carbon nanotube transistors is briefly reviewed. Emphasis is placed on the most broadly impactful advancements that have evolved from single-nanotube devices to implementations with aligned nanotubes and even nanotube thin films. There are obstacles that remain to be addressed, including material synthesis and processing control, device structure design and transport considerations, and further integration demonstrations with improved reproducibility and reliability; however, the integration of more than 10,000 devices in single functional chips has already been realized. 
    more » « less
  3. This paper reports the fabrication of silicon PN diode by using DNA nanostructure as the etching template for SiO2and also as then-dopant of Si. DNA nanotubes were deposited ontop-type silicon wafer that has a thermal SiO2layer. The DNA nanotubes catalyze the etching of SiO2by HF vapor to expose the underlying Si. The phosphate groups in the DNA nanotube were used as the doping source to locallyn-dope the Si wafer to form vertical P-N junctions. Prototype PN diodes were fabricated and exhibited expected blockage behavior with a knee voltage ofca.0.7 V. Our work highlights the potential of DNA nanotechnology in future fabrication of nanoelectronics.

     
    more » « less
  4. Abstract

    A fabrication technique that allows aspect ratio modulation in a large array of organic thin film transistors (OTFTs) is demonstrated. In this design, discrete interdigitated source and drain electrodes can be individually selected to create a range of aspect ratios (W/L). It is shown that by increasing the aspect ratio, the drain current is increased respectively. Arrays of OTFTs are fabricated with a combination of inkjet printing and surface energy patterned blade coating. OTFTs with optimized aspect ratios are interconnected to form electronic circuits with the desired performance. A fabricated enhancement‐load inverter with selected aspect ratios of 2000 µm/50 µm for the drive OTFT and 250 µm/50 µm for the load transistor show good switching performance with a dc gain of approximately 6 at supply voltage of −20 V.

     
    more » « less
  5. Flexible electronics with highly thermal stability and mechanical strength are highly needed in advanced transportation systems. Semiconducting single‐walled carbon nanotubes are one of the leading active materials for such thin film transistors because they are printable, flexible, thermally stable, and mechanically strong. Dielectrics with large capacitance are another major component, and polymer electrolytes are printed for flexible electronics, but they suffer from poor mechanical strength and low operating temperature. Here, a transparent, mechanically flexible, and thermally stable polyfluorinated electrolyte (PFE) is developed with high capacitance by curing printed polyfluorinated resin (PFR) and ionic liquid composite at high temperature. PFE inherits the mechanical flexibility and thermal stability from PFR. The immobilized ionic liquid inside the porous structures of PFE accounts for the high capacitance. With top‐gated PFE, fully printed electronically pure single‐chirality (6,5) single‐walled carbon nanotube (SWCNT) thin‐film transistors (TFTs) exhibit air stable, consistent, and reliable ambipolar characteristics with high transconductance (1 mS) and small subthreshold swing (<0.15 V dec−1) at low voltage in ambient air for p‐type and n‐type carriers, and >105ON/OFF current ratio for both carriers under low operation voltage.

     
    more » « less