Bhamidipati, Padmaja, and Karanth, Avinash. HREN: A Hybrid Reliable and Energy-Efficient Network-on-Chip Architecture. Retrieved from https://par.nsf.gov/biblio/10331533. IEEE Transactions on Emerging Topics in Computing 10.2 Web. doi:10.1109/TETC.2022.3147407.
@article{osti_10331533,
place = {Country unknown/Code not available},
title = {HREN: A Hybrid Reliable and Energy-Efficient Network-on-Chip Architecture},
url = {https://par.nsf.gov/biblio/10331533},
DOI = {10.1109/TETC.2022.3147407},
abstractNote = {},
journal = {IEEE Transactions on Emerging Topics in Computing},
volume = {10},
number = {2},
author = {Bhamidipati, Padmaja and Karanth, Avinash},
}
Warning: Leaving National Science Foundation Website
You are now leaving the National Science Foundation website to go to a non-government website.
Website:
NSF takes no responsibility for and exercises no control over the views expressed or the accuracy of
the information contained on this site. Also be aware that NSF's privacy policy does not apply to this site.