skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.


Title: In Situ Growth Mechanism for High‐Quality Hybrid Perovskite Single‐Crystal Thin Films with High Area to Thickness Ratio: Looking for the Sweet Spot
Abstract The development of in situ growth methods for the fabrication of high‐quality perovskite single‐crystal thin films (SCTFs) directly on hole‐transport layers (HTLs) to boost the performance of optoelectronic devices is critically important. However, the fabrication of large‐area high‐quality SCTFs with thin thickness still remains a significant challenge due to the elusive growth mechanism of this process. In this work, the influence of three key factors on in situ growth of high‐quality large‐size MAPbBr3SCTFs on HTLs is investigated. An optimal “sweet spot” is determined: low interface energy between the precursor solution and substrate, a slow heating rate, and a moderate precursor solution concentration. As a result, the as‐obtained perovskite SCTFs with a thickness of 540 nm achieve a record area to thickness ratio of 1.94 × 104 mm, a record X‐ray diffraction peak full width at half maximum of 0.017°, and an ultralong carrier lifetime of 1552 ns. These characteristics enable the as‐obtained perovskite SCTFs to exhibit a record carrier mobility of 141 cm2V−1s−1and good long‐term structural stability over 360 days.  more » « less
Award ID(s):
2018411 1854554
PAR ID:
10370071
Author(s) / Creator(s):
 ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  
Publisher / Repository:
Wiley Blackwell (John Wiley & Sons)
Date Published:
Journal Name:
Advanced Science
Volume:
9
Issue:
13
ISSN:
2198-3844
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. Abstract The large‐scale growth of semiconducting thin films on insulating substrates enables batch fabrication of atomically thin electronic and optoelectronic devices and circuits without film transfer. Here an efficient method to achieve rapid growth of large‐area monolayer MoSe2films based on spin coating of Mo precursor and assisted by NaCl is reported. Uniform monolayer MoSe2films up to a few inches in size are obtained within a short growth time of 5 min. The as‐grown monolayer MoSe2films are of high quality with large grain size (up to 120 µm). Arrays of field‐effect transistors are fabricated from the MoSe2films through a photolithographic process; the devices exhibit high carrier mobility of ≈27.6 cm2V–1s–1and on/off ratios of ≈105. The findings provide insight into the batch production of uniform thin transition metal dichalcogenide films and promote their large‐scale applications. 
    more » « less
  2. Abstract The first experimental realization of the intrinsic (not dominated by defects) charge conduction regime in lead‐halide perovskite field‐effect transistors (FETs) is reported. The advance is enabled by: i) a new vapor‐phase epitaxy technique that results in large‐area single‐crystalline cesium lead bromide (CsPbBr3) films with excellent structural and surface properties, including atomically flat surface morphology, essentially free from defects and traps at the level relevant to device operation; ii) an extensive materials analysis of these films using a variety of thin‐film and surface probes certifying the chemical and structural quality of the material; and iii) the fabrication of nearly ideal (trap‐free) FETs with characteristics superior to any reported to date. These devices allow the investigation of the intrinsic FET and (gated) Hall‐effect carrier mobilities as functions of temperature. The intrinsic mobility is found to increase on cooling from ≈30 cm2V−1s−1at room temperature to ≈250 cm2V−1s−1at 50 K, revealing a band transport limited by phonon scattering. Establishing the intrinsic (phonon‐limited) mobility provides a solid test for theoretical descriptions of carrier transport in perovskites, reveals basic limits to the technology, and points to a path for future high‐performance perovskite electronic devices. 
    more » « less
  3. Abstract Cs2SnI6perovskite displays excellent air stability and a high absorption coefficient, promising for photovoltaic and optoelectronic applications. However, Cs2SnI6‐based device performance is still low as a result of lacking optimized synthesis approaches to obtain high quality Cs2SnI6crystals. Here, a new simple method to synthesize single crystalline Cs2SnI6perovskite at a liquid–liquid interface is reported. By controlling solvent conditions and Cs2SnI6supersaturation at the liquid–liquid interface, Cs2SnI6crystals can be obtained from 3D to 2D growth with controlled geometries such as octahedron, pyramid, hexagon, and triangular nanosheets. The formation mechanisms and kinetics of complex shapes/geometries of high quality Cs2SnI6crystals are investigated. Freestanding single crystalline 2D nanosheets can be fabricated as thin as 25 nm, and the lateral size can be controlled up to sub‐millimeter regime. Electronic property of the high quality Cs2SnI62D nanosheets is also characterized, featuring a n‐type conduction with a high carrier mobility of 35 cm2V−1s−1. The interfacial reaction‐controlled synthesis of high‐quality crystals and mechanistic understanding of the crystal growth allow to realize rational design of materials, and the manipulation of crystal growth can be beneficial to achieve desired properties for potential functional applications. 
    more » « less
  4. Abstract Solution‐processable organic semiconductors can serve as the basis for new products including rollable displays, tattoo‐like smart bandages for real‐time health monitoring, and conformable electronics integrated into clothing or even implanted in the human body. For such exciting commercial applications to become a reality, good device performance and uniformity over large areas are necessary. The design of new materials has progressed at an astonishing pace, but accessing their intrinsic, efficient electrical properties in large‐area flexible device arrays is difficult. The development of protocols that allow integration with industrial‐scale processing for high‐throughput manufacturing, without the need to compromise on performance, is the key for transitioning these materials to real‐life applications. In this work, large‐area arrays of organic thin‐film transistors obtained by spray‐coating the high‐mobility polymer indacenodithiophene‐co‐benzothiadiazole (IDTBT) are demonstrated. A maximum charge carrier mobility of 2.3 cm2V−1s−1, with a very narrow performance distribution, is obtained over surface areas of 10 cm × 10 cm. The devices retain their electrical properties when bent multiple times and at different curvatures. In addition, large arrays of highly sensitive (0.25% change in mobility for 1% humidity variation), reusable, near‐identical humidity sensors are produced in a one‐step fabrication and calibrated from 0% to 94% relative humidity. 
    more » « less
  5. Abstract New deposition techniques for amorphous oxide semiconductors compatible with silicon back end of line manufacturing are needed for 3D monolithic integration of thin‐film electronics. Here, three atomic layer deposition (ALD) processes are compared for the fabrication of amorphous zinc tin oxide (ZTO) channels in bottom‐gate, top‐contact n‐channel transistors. As‐deposited ZTO films, made by ALD at 150–200 °C, exhibit semiconducting, enhancement‐mode behavior with electron mobility as high as 13 cm2V−1s−1, due to a low density of oxygen‐related defects. ZTO deposited at 200 °C using a hybrid thermal‐plasma ALD process with an optimal tin composition of 21%, post‐annealed at 400 °C, shows excellent performance with a record high mobility of 22.1 cm2V–1s–1and a subthreshold slope of 0.29 V dec–1. Increasing the deposition temperature and performing post‐deposition anneals at 300–500 °C lead to an increased density of the X‐ray amorphous ZTO film, improving its electrical properties. By optimizing the ZTO active layer thickness and using a high‐kgate insulator (ALD Al2O3), the transistor switching voltage is lowered, enabling electrical compatibility with silicon integrated circuits. This work opens the possibility of monolithic integration of ALD ZTO‐based thin‐film electronics with silicon integrated circuits or onto large‐area flexible substrates. 
    more » « less