skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: Load-Modulating Loop Combiner for Linear Power Amplification
This work presents a novel power amplifier (PA) architecture employing a feedforward-like loop structure for the linearization of a load-modulated PA. The load-modulating loop combiner (LMLC) is related to a feedforward amplifier, but with the interaction between the main and auxiliary amplifiers to generate both distortion cancellation and load modulation. A brief overview of the underlying theory is presented, followed by a hardware demonstrator operating at 3.5 GHz with 42-dBm peak output power and 55% peak drain efficiency in CW. When excited by a 100-MHz LTE signal, it maintains a 3-ppt EVM improvement and a 2–5-ppt average drain efficiency improvement compared to its standalone main amplifier.  more » « less
Award ID(s):
1846507
PAR ID:
10386688
Author(s) / Creator(s):
;
Publisher / Repository:
IEEE Microwave and Wireless Technology Letters
Date Published:
Journal Name:
IEEE Microwave and Wireless Components Letters
Volume:
33
Issue:
2
ISSN:
1531-1309
Page Range / eLocation ID:
1 to 3
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; ; ; (, IEEE Transactions on Circuits and Systems I: Regular Papers)
    An analytic theory for dual-input outphasing power amplifiers that incorporate in one unified treatment, the continuum of solutions for power combining including the Doherty and Chireix modes is presented. This unified theory developed at the current-source reference planes reveals the performance trade-off achieved by all of the possible power amplifier (PA) combiners within the continuum of solutions. Furthermore, it identifies a novel type of dual-input hybrid Chireix-Doherty PA that combines key features of the Doherty and Chireix operations such that the fundamental drain voltages applied to both the main and auxiliary transistors remain constant. This hybrid PA relies on an input outphasing angle varying with the input power level to obtain the correct load modulation behavior. A 2-GHz dual-input hybrid Chireix-Doherty PA is implemented using nonlinear embedding and experimentally evaluated to validate the theory. A drain efficiency of 61% at 9-dB backoff power and a maximum output power of about 43 dBm are obtained for continuous-wave (CW) measurements. The efficiency increases monotonously with output power unlike that of the Doherty PA used for comparison. When excited with a 20-MHz LTE signal with 9.5-dB peak-to-average power ratio (PAPR), the dual-input PA yields a 60.0% average drain efficiency and -48.1-dBc adjacent-channel power-leakage ratio (ACLR) after linearization. 
    more » « less
  2. ; ; ; (, IEEE Asia Pacific Microwave Conference)
    This work presents a novel approach for reducing the out-of-band distortion generated in a concurrent dualband power amplifier (PA) without penalty to output power or efficiency using a filter between a driver amplifier and final-stage PA that manipulates the driver amplifier out-of-band distortion such that the overall distortion of the cascade is minimized. The cascaded PA operates at 2.4-GHz and 3.5-GHz with peak output power and drain efficiency of 41.6/40.4 and 65.2/55.1 respectively. The filter reduces the out-of-band distortion of the cascade when excited by dual 10-MHz LTE-like signals by 10 dB while improving average drain efficiency by 5 percentage points. 
    more » « less
  3. ; (, IEEE Solid-State Circuits Letters)
    This paper introduces a W-band sequential power amplifier (PA) \cite{0th} with a novel output network designed to minimize passive and combiner losses, while reducing the overall footprint compared to conventional sequential and Doherty PAs\cite{1st}. An isolated output combiner sums two PAs operating in two different modes: the main amplifier operates in class AB and the auxiliary amplifier operates in class C. The measured PA achieves a saturated output power ($$\mathbf{P_{sat}}$$) of 13 dBm and a gain of 12.5 dB with 3 dB bandwidth from 79.5 GHz to 94.5 GHz. Additionally, it demonstrates a peak Power Added Efficiency (PAE) of 19.4\% and a 14.6\% PAE at 6 dB power back-off (PBO) at 87.5 GHz. Furthermore, the PA achieves a data rate of 12 Gb/s for a 16QAM signal with an average output power of 5 dBm, an average PAE of 10\%, and an EVM (RMS) of -20 dB. The PA was fabricated in 16-nm FinFet technology with core area of 0.15mm$^2$. To the authors’ knowledge, this PA has the highest PAE at 6dB PBO for CMOS PAs operating in the W-Band. 
    more » « less
  4. (, IEEE MTT-S International Microwave Symposium (IMS))
    This paper presents a new way of designing multi-mode switchable power amplifier without relying on any extra tuning elements. By operating the RF GaN transistor as a switch (digital) or amplifier (analog), it enables three different modes within a quadrature-balanced load-modulation architecture, including series/parallel Doherty and hybrid load modulated balanced amplifier (H-LMBA), which can be optimally configured according to different load conditions. Based on this new method, an intrinsically mode-switchable load-modulation PA is designed with GaN transistors and branch-line quadrature coupler at 1.7 GHz. Together with the unique harmonic-tuned method, the nominal mode of H-LMBA (for matched condition) achieves a high-order load modulation with > 62% measured efficiency across a 10-dB output back-off (OBO) range. Efficient performance is also demonstrated at series/parallel Doherty modes, which are configured with exchangeable main/auxiliary roles and dedicated switch settings offering mismatch resilience. 
    more » « less
  5. ; (, IEEE transactions on microwave theory and techniques)
    A balanced-to-Doherty (B2D) mode-reconfigurable power amplifier (PA) is presented in this article, which is endowed with a unique capability of maintaining high linearity and high efficiency against load mismatch. The Doherty operation of this PA is based on a new Doherty PA (DPA) architecture configured from an ideal balanced amplifier, named quasi-balanced DPA (QB-DPA). This article, for the first time, analytically proves that the QB-DPA is functionally equivalent to a standard DPA. Most importantly, this new discovery enables PA reconfiguration between the Doherty and balanced modes. With the tunability implemented using a silicon-on-insulator (SOI)-based single-poledouble-throw (SPDT) switch, a reconfigurable B2D PA prototype using GaN technology is demonstrated at 3.5 GHz, exhibiting the state-of-the-art linear DPA performance in the nominal 50-Ω load condition. Specifically, the Doherty mode achieves a continuous-wave measurement efficiency of 70% and 54.5% at the maximum output power of 41.9 dBm and 6-dB power backoff, respectively. In the modulated long-term evolution (LTE) evaluation, the DPA exhibits -37-dB adjacent channel power leakage (ACPR) and 2.36% error vector magnitude (EVM) at the maximum rated power of 34.5 dBm while achieving a 42.4% efficiency. It is experimentally demonstrated that the Doherty (QB-DPA) mode is well resistant to load mismatch with high efficiency across a majority portion of the 2:1 voltage standing wave ratio (VSWR) circle, while the combination of Doherty and balanced modes can ensure a constantly linear performance of the B2D PA (e.g., 2.2%-5% of EVM) under the entire mismatch condition. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email