An official website of the United States government
Interconnect materials play the critical role of routing energy and information in integrated circuits. However, established bulk conductors, such as copper, perform poorly when scaled down beyond 10 nm, limiting the scalability of logic devices. Here, a multi‐objective search is developed, combined with first‐principles calculations, to rapidly screen over 15,000 materials and discover new interconnect candidates. This approach simultaneously optimizes the bulk electronic conductivity, surface scattering time, and chemical stability using physically motivated surrogate properties accessible from materials databases. Promising local interconnects are identified that have the potential to outperform ruthenium, the current state‐of‐the‐art post‐Cu material, and also semi‐global interconnects with potentially large skin depths at the GHz operation frequency. The approach is validated on one of the identified candidates, CoPt, using both ab initio and experimental transport studies, showcasing its potential to supplant Ru and Cu for future local interconnects.
more »
« less
Exploring Topological Semi-Metals for Interconnects
The size of transistors has drastically reduced over the years. Interconnects have likewise also been scaled down. Today, conventional copper (Cu)-based interconnects face a significant impediment to further scaling since their electrical conductivity decreases at smaller dimensions, which also worsens the signal delay and energy consumption. As a result, alternative scalable materials such as semi-metals and 2D materials were being investigated as potential Cu replacements. In this paper, we experimentally showed that CoPt can provide better resistivity than Cu at thin dimensions and proposed hybrid poly-Si with a CoPt coating for local routing in standard cells for compactness. We evaluated the performance gain for DRAM/eDRAM, and area vs. performance trade-off for D-Flip-Flop (DFF) using hybrid poly-Si with a thin film of CoPt. We gained up to a 3-fold reduction in delay and a 15.6% reduction in cell area with the proposed hybrid interconnect. We also studied the system-level interconnect design using NbAs, a topological semi-metal with high electron mobility at the nanoscale, and demonstrated its advantages over Cu in terms of resistivity, propagation delay, and slew rate. Our simulations revealed that NbAs could reduce the propagation delay by up to 35.88%. We further evaluated the potential system-level performance gain for NbAs-based interconnects in cache memories and observed an instructions per cycle (IPC) improvement of up to 23.8%.
more »
« less
- PAR ID:
- 10416122
- Date Published:
- Journal Name:
- Journal of Low Power Electronics and Applications
- Volume:
- 13
- Issue:
- 1
- ISSN:
- 2079-9268
- Page Range / eLocation ID:
- 16
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
The architecture of a coarse-grained reconfigurable array (CGRA) interconnect has a significant effect on not only the flexibility of the resulting accelerator, but also its power, performance, and area. Design decisions that have complex trade-offs need to be explored to maintain efficiency and performance across a variety of evolving applications. This paper presents Canal, a Python-embedded domain-specific language (eDSL) and compiler for specifying and generating reconfigurable interconnects for CGRAs. Canal uses a graph-based intermediate representation (IR) that allows for easy hardware generation and tight integration with place and route tools. We evaluate Canal by constructing both a fully static interconnect and a hybrid interconnect with ready-valid signaling, and by conducting design space exploration of the interconnect architecture by modifying the switch box topology, the number of routing tracks, and the interconnect tile connections. Through the use of a graph-based IR for CGRA interconnects, the eDSL, and the interconnect generation system, Canal enables fast design space exploration and creation of CGRA interconnects.more » « less
-
Abstract Electromigration in metal interconnects remains a significant challenge in the continued scaling of integrated circuits towards ever‐smaller single‐nanometer nodes. Conventional damascene architectures of barrier/liner layers and conducting metal cause inevitable compromises between device performance and feature dimensions. In contrast to contemporary barrier/liner materials (e.g., Co, Ta, and Ru), an ultrathin passivation layer that can effectively mitigate electromigration is needed. At the ultimate atomically‐thin limit, 2D materials are promising candidates given their exceptional mechanical properties and impermeability. Here, a facile and effective approach is presented to mitigating electromigration in copper (Cu) interconnects via passivation with insulating monolayer 2D hexagonal boron nitride (hBN). The hBN‐passivated Cu interconnects, compared to otherwise identical but bare Cu interconnects, exhibit on average a >20% higher breakdown current density and a >2600% longer lifetime (at a high current density of 5.4 × 107A cm−2). Post‐mortem metrology elucidates uniform conformal contact between the hBN‐passivated Cu interface and common failure features due to electromigration.more » « less
-
The development of magnetic logic devices dictates a need for a novel type of interconnect for magnetic signal transmission. Fast signal damping is one of the problems which drastically differs from conventional electric technology. Here, we describe a magnetic interconnect based on a composite multiferroic comprising piezoelectric and magnetostrictive materials. Internal signal amplification is the main reason for using multiferroic material, where a portion of energy can be transferred from electric to magnetic domains via stress-mediated coupling. The utilization of composite multiferroics consisting of piezoelectric and magnetostrictive materials offers flexibility for the separate adjustment of electric and magnetic characteristics. The structure of the proposed interconnect resembles a parallel plate capacitor filled with a piezoelectric, where one of the plates comprises a magnetoelastic material. An electric field applied across the plates of the capacitor produces stress, which, in turn, affects the magnetic properties of the magnetostrictive material. The charging of the capacitor from one edge results in the charge diffusion accompanied by the magnetization change in the magnetostrictive layer. This enables the amplitude of the magnetic signal to remain constant during the propagation. The operation of the proposed interconnects is illustrated by numerical modeling. The model is based on the Landau–Lifshitz–Gilbert equation with the electric field-dependent anisotropy term included. A variety of magnetic logic devices and architectures can benefit from the proposed interconnects, as they provide reliable and low-energy-consuming data transmission. According to the estimates, the group velocity of magnetic signals may be up to 105 m/s with energy dissipation less than 10−18 J per bit per 100 nm. The physical limits and practical challenges of the proposed approach are also discussed.more » « less
-
null (Ed.)The dielectric waveguide (WG) is an important building block of high-speed and high-bandwidth optical and opto-electronic interconnect networks that operate in the THz frequency regime. At the interface of Si/SiO 2 dielectric waveguides with width above w = 2.5 μm and anisotropic surface roughness, transverse electric (TE) mode surface wave propagation can experience a loss of approximately a = 2 dB/cm; however, propagation losses increase rapidly to near a = 44 dB/cm as the width decreases to w = 500 nm, due to increased interaction of surface waves and sidewall surface roughness that exhibits random distribution inherent to the manufacturing process. Previous works have developed analytic expressions for computing propagation loss in a single dielectric waveguide exhibiting random roughness. More recent works report a = 0.4 dB/cm noting the non-trivial estimation errors in previous theoretical formulations which relied on planar approximations, and highlight the discrepancy in planar approximations vs. the 3-D Volume Current Method. A challenge that remains in the path of designing nanoscale optical interconnects is the dearth of efficient 3-D stochastic computational electromagnetic (CEM) models for multiple tightly coupled optical dielectric waveguides that characterize propagation loss due to random surface roughness in waveguide sidewalls. Through a series of theoretical and numerical experiments developed in the method of finite-difference time-domain (FDTD), we aim to develop stochastic CEM models to quantify propagation loss and facilitate signal & power integrity modeling & simulation of arbitrary configurations of multiple tightly-coupled waveguides, and to gain further insights into loss mechanisms due to random surface roughness in optical interconnects.more » « less
- Free Publicly Accessible Full Text
-
Accepted Manuscript1.0
- Journal Article:
- https://doi.org/10.3390/jlpea13010016
