An official website of the United States government
Abstract Direct transfer of pre-patterned device-grade nano-to-microscale materials highly benefits many existing and potential, high performance, heterogeneously integrated functional systems over conventional lithography-based microfabrication. We present, in combined theory and experiment, a self-delamination-driven pattern transfer of a single crystalline silicon thin membrane via well-controlled interfacial design in liquid media. This pattern transfer allows the usage of an intermediate or mediator substrate where both front and back sides of a thin membrane are capable of being integrated with standard lithographical processing, thereby achieving deterministic assembly of the thin membrane into a multi-functional system. Implementations of these capabilities are demonstrated in broad variety of applications ranging from electronics to microelectromechanical systems, wetting and filtration, and metamaterials.
more »
« less
Dual Coil Patterned Ultra‐Thin Silicon Film Enable by Double‐Sided Process
Abstract Double‐sided microfabrication process on an ultra‐thin silicon film has rarely been attempted due to the challenges in terms of the preparation and handling of a thin film in spite of its promising fabrication potentials. Such a process allows for doubling the thin film device density or providing dual functionalities for a thin film depending on whether the front and back sides of a thin film are processed identically or distinctively. Here, a novel double‐sided thin film processing strategy is introduced by realizing a dual coil patterned ultra‐thin silicon film that is working as an actuating or energy harvesting system. Experimentally, a dual coil patterned thin film enabled using the introduced approach shows remarkably enhanced device performance when compared with a single coil patterned counterpart. Furthermore, a multiphysics simulation model is developed and the resultant modeling data validate the experimentally measured performance enhancement. Finally, the structural durability of the thin film upon cyclic loading is tested and its diverse vibration modes are investigated.
more »
« less
- Award ID(s):
- 1950009
- PAR ID:
- 10418920
- Publisher / Repository:
- Wiley Blackwell (John Wiley & Sons)
- Date Published:
- Journal Name:
- Advanced Materials Interfaces
- Volume:
- 10
- Issue:
- 16
- ISSN:
- 2196-7350
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
null (Ed.)Abstract Electrospray deposition (ESD) applies a high voltage to liquids flowing through narrow capillaries to produce monodisperse generations of droplets down to hundreds of nanometers in diameter, each carrying a small amount of the delivered solute. This deposition method has been combined with insulated stencil masks for fabricating micropatterns by spraying solutions containing nanoparticles, polymers, or biomaterials. To optimize the fabrication process for micro-coatings, a self-limiting electrospray deposition (SLED) method has recently been developed. Here, we combine SLED with a pre-existing patterned polymer film to study SLED’s fundamental behavior in a bilayer geometry. SLED has been observed when glassy insulating materials are sprayed onto conductive substrates, where a thickness-limited film forms as charge accumulates and repels the arrival of additional charged droplets. In this study, polystyrene (PS), Parylene C, and SU-8 thin films of varying thickness on silicon are utilized as insulated spraying substrates. Polyvinylpyrrolidone (PVP), a thermoplastic polymer is sprayed below its glass transition temperature (T g ) to investigate the SLED behavior on the pre-deposited insulating films. Furthermore, to examine the effects of in-plane confinement on the spray, a microhole array patterned onto the PS thin film by laser dewetting was sprayed with dyed PVP in the SLED mode. This was then extended to an unmasked electrode array showing that masked SLED and laser dewetting could be used to target microscale regions of conventionally-patterned electronics.more » « less
-
We report deterministic control over a moiré superlattice interference pattern in twisted bilayer graphene by implementing designable device-level heterostrain with process-induced strain engineering, a widely used technique in industrial silicon nanofabrication processes. By depositing stressed thin films onto our twisted bilayer graphene samples, heterostrain magnitude and strain directionality can be controlled by stressor film force (film stress × film thickness) and patterned stressor geometry, respectively. We examine strain and moiré interference with Raman spectroscopy through in-plane and moiré-activated phonon mode shifts. Results support systematic C 3 rotational symmetry breaking and tunable periodicity in moiré superlattices under the application of uniaxial or biaxial heterostrain. Experimental results are validated by molecular statics simulations and density functional theory based first principles calculations. This provides a method not only to tune moiré interference without additional twisting but also to allow for a systematic pathway to explore different van der Waals based moiré superlattice symmetries by deterministic design.more » « less
-
We report a novel ultra-thin metalens design based on photonic crystal slab (PCS) resonance modes. We experimentally verified with a metalens structure based on amorphous silicon on a quartz material platform by implementing the optical guided resonance on the PCS. The PCS metalens designs feature an ultra-thin device layer of about 160 nm at an operation wavelength of 940 nm. A full 2π transmission phase transition is realized by varying the air hole sizes at the design wavelength. Metalens devices with different phase change gradients were designed and fabricated to achieve different NAs. A maximum of 86.4% focusing efficiency is achieved. Imaging capabilities are characterized, and clear images are observed within the field of view. The PC resonance-based phase modulation design can be applied to optical beam manipulation, phase plate design, imaging, and laser beam formation applications.more » « less
-
Abstract New deposition techniques for amorphous oxide semiconductors compatible with silicon back end of line manufacturing are needed for 3D monolithic integration of thin‐film electronics. Here, three atomic layer deposition (ALD) processes are compared for the fabrication of amorphous zinc tin oxide (ZTO) channels in bottom‐gate, top‐contact n‐channel transistors. As‐deposited ZTO films, made by ALD at 150–200 °C, exhibit semiconducting, enhancement‐mode behavior with electron mobility as high as 13 cm2V−1s−1, due to a low density of oxygen‐related defects. ZTO deposited at 200 °C using a hybrid thermal‐plasma ALD process with an optimal tin composition of 21%, post‐annealed at 400 °C, shows excellent performance with a record high mobility of 22.1 cm2V–1s–1and a subthreshold slope of 0.29 V dec–1. Increasing the deposition temperature and performing post‐deposition anneals at 300–500 °C lead to an increased density of the X‐ray amorphous ZTO film, improving its electrical properties. By optimizing the ZTO active layer thickness and using a high‐kgate insulator (ALD Al2O3), the transistor switching voltage is lowered, enabling electrical compatibility with silicon integrated circuits. This work opens the possibility of monolithic integration of ALD ZTO‐based thin‐film electronics with silicon integrated circuits or onto large‐area flexible substrates.more » « less
