skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: Temperature dependent characteristics of β -Ga2O3 FinFETs by MacEtch
Understanding the thermal stability and degradation mechanism of β-Ga2O3 metal-oxide-semiconductor field-effect transistors (MOSFETs) is crucial for their high-power electronics applications. This work examines the high temperature performance of the junctionless lateral β-Ga2O3 FinFET grown on a native β-Ga2O3 substrate, fabricated by metal-assisted chemical etching with Al2O3 gate oxide and Ti/Au gate metal. The thermal exposure effect on threshold voltage (Vth), subthreshold swing (SS), hysteresis, and specific on-resistance (Ron,sp), as a function of temperature up to 298 °C, is measured and analyzed. SS and Ron,sp increased with increasing temperatures, similar to the planar MOSFETs, while a more severe negative shift of Vth was observed for the high aspect-ratio FinFETs here. Despite employing a much thicker epilayer (∼2 μm) for the channel, the high temperature performance of Ion/Ioff ratios and SS of the FinFET in this work remains comparable to that of the planar β-Ga2O3 MOSFETs reported using epilayers ∼10–30× thinner. This work paves the way for further investigation into the stability and promise of β-Ga2O3 FinFETs compared to their planar counterparts.  more » « less
Award ID(s):
2200651
PAR ID:
10435247
Author(s) / Creator(s):
; ; ; ; ; ; ; ; ; ;
Date Published:
Journal Name:
Applied Physics Letters
Volume:
123
Issue:
4
ISSN:
0003-6951
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; ; ; ; ; ; ; ; ; et al (, Applied Physics Letters)
    In this work, β-Ga 2 O 3 fin field-effect transistors (FinFETs) with metalorganic chemical vapor deposition grown epitaxial Si-doped channel layer on (010) semi-insulating β-Ga 2 O 3 substrates are demonstrated. β-Ga 2 O 3 fin channels with smooth sidewalls are produced by the plasma-free metal-assisted chemical etching (MacEtch) method. A specific on-resistance (R on,sp ) of 6.5 mΩ·cm 2 and a 370 V breakdown voltage are achieved. In addition, these MacEtch-formed FinFETs demonstrate DC transfer characteristics with near zero (9.7 mV) hysteresis. The effect of channel orientation on threshold voltage, subthreshold swing, hysteresis, and breakdown voltages is also characterized. The FinFET with channel perpendicular to the [102] direction is found to exhibit the lowest subthreshold swing and hysteresis. 
    more » « less
  2. ; ; ; ; ; ; ; ; ; ; et al (, ACS Applied Materials & Interfaces)
    Ultra-wide band gap semiconductor devices based on β-phase gallium oxide (Ga2O3) offer the potential to achieve higher switching performance and efficiency and lower manufacturing cost than that of today’s wide band gap power electronics. However, the most critical challenge to the commercialization of Ga2O3 electronics is overheating, which impacts the device performance and reliability. We fabricated a Ga2O3/4H–SiC composite wafer using a fusion-bonding method. A low-temperature (≤600 °C) epitaxy and device processing scheme was developed to fabricate MOSFETs on the composite wafer. The low-temperature-grown epitaxial Ga2O3 devices deliver high thermal performance (56% reduction in channel temperature) and a power figure of merit of (∼300 MW/cm2), which is the highest among heterogeneously integrated Ga2O3 devices reported to date. Simulations calibrated based on thermal characterization results of the Ga2O3-on-SiC MOSFET reveal that a Ga2O3/diamond composite wafer with a reduced Ga2O3 thickness (∼1 μm) and a thinner bonding interlayer (<10 nm) can reduce the device thermal impedance to a level lower than that of today’s GaN-on-SiC power switches. 
    more » « less
  3. ; ; ; (, ECS Journal of Solid State Science and Technology)
    In this paper, the short circuit ruggedness of Gallium Oxide (Ga 2 O 3 ) vertical FinFET is studied using Technology Computer-Aided-Design (TCAD) simulations. Ga 2 O 3 is an emerging ultra-wide bandgap material and Ga 2 O 3 vertical FinFET can achieve the normally-off operation for high voltage applications. Ga 2 O 3 has a relatively low thermal conductivity and, thus, it is critical to explore the design space of Ga 2 O 3 vertical FinFETs to achieve an acceptable short-circuit capability for power applications. In this study, appropriate TCAD models and parameters calibrated to experimental data are used. For the first time, the breakdown voltage simulation accuracy of Ga 2 O 3 vertical FinFETs is studied systematically. It is found that a background carrier generation rate between 10 5 cm −3 s −1 and 10 12 cm −3 s −1 is required in simulation to obtain correct results. The calibrated and robust setup is then used to study the short circuit withstand time (SCWT) of an 800 V-rated Ga 2 O 3 vertical FinFET with different inter-fin architectures. It is found that, due to the high thermal resistance in Ga 2 O 3 , to achieve an SCWT >1 μ s, low gate overdrive is needed which increases R on,sp by 66% and that Ga 2 O 3 might melt before the occurrence of thermal runaway. These results provide important guidance for developing rugged Ga 2 O 3 power transistors. 
    more » « less
  4. ; (, 20th International Symposium on Quality Electronic Design (ISQED))
    Modern transistors such as FinFETs and gate-all-around FETs (GAAFETs) suffer from excessive heat confinement due to their small size and three-dimensional geometries, with limited paths to the thermal ambient. This results in device self-heating, which can reduce speed, increase leakage, and accelerate aging. This paper characterizes the temperature for both the 7nm FinFET and 5nm GAAFET sub-structures and analyzes its impact on circuit performance (delay and power) and reliability (bias temperature instability, hot carrier injection, and electromigration). On average, logic gates in a circuit heat up by 12K for 7nm SOI FinFET and by 17K for 5nm GAAFET designs. This rise in temperature accelerates delay degradation due to bias temperature instability and hot carrier injection by up to 25% in FinFET and 39% in GAAFET designs, and also degrades the electromigration-induced time to failure of wires by up to 38% in SOI FinFET and 45% in GAAFET technologies. 
    more » « less
  5. ; ; ; (, Applied Physics Letters)
    Obtaining uniform silicon concentration, especially with low concentrations (ranging from 1 × 1016 to 1 × 1018 cm−3) by molecular beam epitaxy, has been challenging due to oxidation of a silicon solid source in the oxide environment. In this work, Si doping of β-Ga2O3 (010) films by diluted disilane as the Si source is investigated using hybrid plasma-assisted molecular beam epitaxy. The impact of growth temperature, disilane source concentration, and disilane flow rate on Si incorporation was studied by secondary ion mass spectrometry. Uniform Si concentrations ranging from 3 × 1016 to 2 × 1019 cm−3 are demonstrated. Si-doped β-Ga2O3 films with different silicon concentrations were grown on Fe-doped β-Ga2O3 (010) substrates. The electron concentration and mobility were determined using van de Pauw Hall measurements. A high mobility of 135 cm2/V s was measured for an electron concentration of 3.4 × 1017 cm−3 at room temperature. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email