An official website of the United States government
Hardware security vulnerabilities to hardware Trojans in widely used filter structures are identified. The widely used two-integrator loop filter architecture known as the Kerwin-Huelsman-Newcomb (KHN) Biquad is used to demonstrate the vulnerability. It is shown that the relationship between the passive component values and the nonlinear amplifier parameters, the slew rate and the output saturation voltages, determine the presence or absence of a stationary nonlinear undesired oscillatory mode of operation. Experimental results obtained from a discrete component filter demonstrate the vulnerability to the Trojan mode of operation in this filter structure.
more »
« less
A/D Alleviator: Reducing Analog-to-Digital Conversions in Compute-In-Memory with Augmented Analog Accumulation
- Award ID(s):
- 1942900
- PAR ID:
- 10500901
- Publisher / Repository:
- IEEE
- Date Published:
- Journal Name:
- 2023 IEEE International Symposium on Circuits and Systems (ISCAS)
- ISBN:
- 978-1-6654-5109-3
- Page Range / eLocation ID:
- 1 to 5
- Format(s):
- Medium: X
- Location:
- Monterey, CA, USA
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract The increasing interests in analog computing nowadays call for multipurpose analog computing platforms with reconfigurability. The advancement of analog computing, enabled by novel electronic elements like memristors, has shown its potential to sustain the exponential growth of computing demand in the new era of analog data deluge. Here, a platform of a memristive field‐programmable analog array (memFPAA) is experimentally demonstrated with memristive devices serving as a variety of core analog elements and CMOS components as peripheral circuits. The memFPAA is reconfigured to implement a first‐order band pass filter, an audio equalizer, and an acoustic mixed frequency classifier, as application examples. The memFPAA, featured with programmable analog memristors, memristive routing networks, and memristive vector‐matrix multipliers, opens opportunities for fast prototyping analog designs as well as efficient analog applications in signal processing and neuromorphic computing.more » « less
-
In this paper, we describe our effort to extend the development of a standard framework for analog computing through further developing and integrating an existing high level synthesis (HLS) tool for analog system design. These Python and Scilab based tools allow designers to design and implement reconfigurable systems on field-programmable analog arrays (FPAA). In doing this, we can provide a way to have the same ease of development that digital integrated circuits (ICs) have with the field-programmable gate-array (FPGA). We describe the importance of analog computing, the state of the old tool flow, our contributions to upgrading the tool flow, and our demonstration of the working tools.more » « less
-
This effort develops the first rich suite of analog and mixed-signal benchmark of various sizes and domains, intended for use with contemporary analog and mixed-signal designs and synthesis tools. Benchmarking enables analog-digital co-design exploration as well as extensive evaluation of analog synthesis tools and the generated analog/mixed-signal circuit or device. The goals of this effort are defining analog computation system benchmarks, developing the required concepts for higher-level analog and mixed-signal tools to utilize these benchmarks, and enabling future automated architectural design space exploration (DSE) to determine the best configurable architecture (e.g., a new FPAA) for a certain family of applications. The benchmarks comprise multiple levels of anacoustic, avision, acommunications, and an analogfiltersystem that must be simultaneously satisfied for a complete system.more » « less
