skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: Compact ultra low power class AB buffer amplifier
Targeting the energy harvesting applications that require multiple channels of matched buffer amplifiers on a chip, a small rail-to-rail input-output, ultra low current, and low supply voltage (VDD) buffer amplifier is presented. The contributions of this work are as follows: First, an output buffer driver utilizes a loser-take-all circuit (LTA) and a current mirror amplifier (CMA) circuit to regulate the current in either of the inactive sink or source output driver transistors (FET). In conjunction with the LTA and CMA, a complementary noninverting current mirror (CNICM), monitors and rectifies the sink-source output signals before they are fed to the LTA circuit. Hence, the amplifier's current consumption, attributed to monitoring external loads, is substantially curbed. More importantly, because all the elements of the buffer driver (LTA, CMA, and CNICM) operate mainly in current mode, the output buffer driver is structurally fast and can operate with low V DD of about V GS +2V DS . Second, a floating current source (FCS) function is emulated that can also operate with low VDD and is fast in lieu of utilizing auxiliary common gate amplifiers (CGA). The FCS contains two complementary cascoded FET current sources where the middle cascoded FET's VGSs are held constant and their drain currents are criss-crossed and fed to each other's source terminals, while CGAs regulate the V GS s of the lower FETs, whose currents are substantially equalized and mirrored into the Amplifier's bias network. Montecarlo (MC) and worst case (WC) simulations indicate the following specifications are achievable: V DD minimum ∼ 0.8v; I DD ∼ 200nA; input voltage range rail to rail; output voltage range ∼ 10mV from the rails; open loop gain (A V ) ∼ 115dB with unity gain bandwidth (f U ) ∼ 600KHz and phase margin (PM) ∼ 30 degrees; power supply rejection ratio (PSRR) ∼ − 88dB; common mode rejection ratio (CMRR) ∼ − 120dB; slew rate (SR) ∼ 2V/ 5uS; settling time (t S ) ∼ 10uS; output resistor (R L ) capability ∼10K Ohms; and die size rough estimate is 100 um per side.  more » « less
Award ID(s):
2208366
PAR ID:
10539481
Author(s) / Creator(s):
Publisher / Repository:
IEEE
Date Published:
ISSN:
2573-0770
ISBN:
978-1-5386-0819-7
Page Range / eLocation ID:
1 to 6
Format(s):
Medium: X
Location:
Ixtapa, Mexico
Sponsoring Org:
National Science Foundation
More Like this
  1. (, IEEE)
    An ultra low current and low voltage rail-to-rail input-output class AB amplifier is presented that is based on standard 0.18 micron digital CMOS. Operating under the subthreshold region, the amplifier is capable of running at high speeds, with a supply voltage (V DD ) as low as ∼ 0.6V. The main contributions of this work are: First, a primarily current-mode rail-to-rail output stage is presented that employs Minimum Current Selectors (MCS) which monitor the sink-source currents of the output buffer transistors. Concurrently, Current Feedback Amplifiers (CFA) composed of Inverting Current Mirrors (ICM) regulate the minimum stand-by currents for either the non-sinking or non-sourcing output transistors, while allowing maximum currents to run through the sinking or sourcing transistors. As such, the output stage, in its basic configuration, can deliver a wide dynamic range at high speeds with V DD as low as ∼ V GS +2V DS . Second, a Floating Current Source (FCS) is utilized in the main amplifier that can also operate with V DD as low as ∼ V GS +2V DS . Montecarlo (MC) and worst case (WC) simulation show the following specifications are achievable: V DD minimum ∼ 0.6v; I DD ∼ 330nA; Input range rail-to-rail; offset voltage ∼ 6mV; Output range ∼ 25mV from the rails; open loop gain (Av) ∼ 78dB with unity gain frequency (fu) ∼ 1MHz and phase margin (PM) ∼ 40 degrees; power supply rejection ratio (PSRR) ∼ −83dB; common mode rejection ration (CMRR) ∼ −98dB; Slew rate (SR) ∼ 2V/us; Settling time (ts) ∼ 3uS to ∼ 2mV; rail-to-rail output voltage swing with R L ∼ 5K ohms, and size ∼ 120um/side. 
    more » « less
  2. (, IEEE)
    A CMOS subthreshold rail-to-rail input-output buffer amplifier suitable for energy harvesting applications is presented, having high gain (A V ) of ∼ 130dB, consuming ultra low currents (I DD ) of ∼ 150nA, and operating with low power supply voltage (V DD ) > ∼ 0.8v. Contributions of this work are the synthesis of the following attributes: First, using a single transistor, the amplifier input stage's tail current is steered between the two PMOSFET input pairs, while one of the PMOSFET pairs is level shifted by a pair of NMOSFET source followers, which keeps the amplifier's input stage transconductance (gm) roughly constant while the inputs span rail-to-rail. Second, to boost folded cascode transconductance amplifier's (FCTA) A V , the proposed plurality of regulated cascode (RGC) current mirrors (CM) utilize a small size auxiliary amplifier, containing the same type and un-scaled FETs as that of the cascoded CMs employed within the FCTA. As such, the boosting of AV is less impeded by the otherwise higher impedance and high capacitance associated with scaled FETs, utilized in most prior art, in the RGC's auxiliary amplifier's signal path. Moreover, the RGC-CM utilizing the same FET, as that of the FCTA's CM, provides more consistency in FCTA's DC, AC, and dynamic response over process and operating condition variations. Third, a buffer driver containing a Minimum Current Selector (MCS) and an inverting current mirror amplifier (ICMA) controls the quiescent current of the inactive output transistors (FETs), while a complementary noninverting current mirror (CNICM) curbs the current waste attributed to monitoring the FET's (external load) currents. The output buffer driver is inherently fast and can work at low VDD, since it operates mainly in current mode. Montecarlo (MC) and worst case (WC) simulations indicate the following specifications are achievable: input voltage range rail to rail; output voltage range ∼ 10mV from the rails; resistive load (RL) 5K ohms capability; unity gain frequency (fu) ∼ 200KHz and phase margin (PM) ∼ 40 degrees; power supply rejection ratio (PSRR) ∼ −90dB; common mode rejection ratio (CMRR) ∼ −110dB; slew rate (SR) ∼ 3V/ 10uS; settling time (ts) ∼ 15uS; size ∼130um/side. 
    more » « less
  3. (, IEEE)
    A low cost, high gain, and ultra low power rail-to-rail input-output amplifier based in 0.18 micron CMOS is presented, whose size is ∼ 77 um per side. This work's incremental contributions are: First, a small and simple regulated cascode current mirror (RGC) is presented that is composed of a common source amplifier coupled with a diode connected self-cascode (SC). This RGC is incorporated in a standard folded cascode amplifier to boost its gain and modestly increase its high impedance output's operating head room, which is beneficial in the sub 1V power supply (VDD) environments. Second, amplifier's inputs can span to the rails via using two pairs of differential PMOSFETs in parallel, where the secondary pair is DC level shifted by NMOSFETs. As the amplifier's inputs span the rails, a single FET steers the same tail current between the amplifier's primary and secondary input PMOSFET pairs, thereby keeping its transconductance almost constant, considering that the amplifier operates in subthreshold. Montecarlo (MC) and worst case (WC) simulations indicate the following specifications are achievable: V DD minimum ∼ 0.8v; I DD ∼ 260nA; input range rail to rail; offset voltage ∼ 5mV; output range ∼ 25mV from the rails; open loop gain (Av) ∼ 138dB with unity gain bandwidth (fu) ∼ 2MHz and phase margin (PM) ∼ 30 degrees; power supply rejection ratio (PSRR) ∼ −120dB; common mode rejection ratio (CMRR) ∼ −140dB; slew rate (SR) ∼ 1V/ uS; settling time (ts) ∼ 3uS. 
    more » « less
  4. (, IEEE)
    The proposed circuit utilizes a method to lower the output noise (Vonoise) of an amplifier by band-pass filtering it, while the amplifier's speed is increased by dynamically boosting its operating current when the amplifier's inputs (V IN ) receive a large transient signal. This amplifier uses a winner-take-all (WTA) circuit that detects un-equilibrium at V IN , upon which the amplifier's bias current and its dynamic response are boosted. The WTA has a symmetric structure and operates in current mode that enhances the amplifier's dynamic response during boost on and off conditions, and facilitates operations at low power supply voltage (V DD ). The boost signals that WTA initiates, feed a summing and floating current source (FCS) that also have a complementary and symmetric structure, which accommodates rail-to-rail (RR) dynamic biasing and improves V DD transient and noise rejection. Monte Carlo (MC) and worst case (WC) simulations are performed, indicating the following specifications as attainable: large-signal settling time (ts) ∼ 1μs, current consumption (I DD ) ∼ 85nA, V DD under 1 volt (V), V ONOISE at 1KHz ∼ 75μV/√Hz, gain (Av) ∼ 98dB, unity gain frequency (fu) ∼ 70kHz, phase margin (PM) ∼ 80 degrees, PSRR ∼ 115dB, CMRR ∼ 145dB. Amplifier rough area ∼ 45μm/side in 0.18μm CMOS. 
    more » « less
  5. (, IEEE)
    An input-output rail-to-rail buffer amplifier is presented that is low noise, fast, and operates at ultra low currents. The amplifier targets energy harvesting applications that require low cost, high volume, and rugged manufacturing by avoiding use of non-standard device configurations or special processes. The main contributions of this work are: (1) The method of lowering voltage output noise by narrow-banding an amplifier, while introducing a time dependent bias current boost that is triggered by large differential input signals. Narrowbanding an amplifier to reduce its output noise, slows its dynamic response, and this method aims to restore and boost both the amplifier's slew rate and settling time. (2) Amplifier can operate at low VDD of about VGS+2VDS, while running in subthreshold, based in standard 0.18u digital CMOS. (3) PMOSFETs are utilized as inputs, compensation capacitors, and bias resistors in both the amplifier and the boost stages, which helps optimize for yield and lower noise. More importantly, the dynamic response of both the main amplifier and the boost stage being substantially dependent on PMOSFET device parameters, facilitates a smoother dynamic response in and out of boost, over process and operating variations. Based on montecarlo (MC) and worst case (WC) simulations, the following specifications are achievable: voltage output noise (VO nOiSe ) of 10 uv/Hz⁁1/2 at 1KHz, supply current (Idd) ∼ 500 nA; V dd minimum ∼0.6V; rail-to-rail voltage input (V IN ) range and output voltage (V OUT ) range of ∼ +/− 25mv from the rails; output resistor load (R l ) ∼2k Ohms; output capacitor load (C l ) ∼1nF; slew-rate (SR) −/+ ∼ 4/2.5 v/us; settling time (t S ) ∼ 5us to 1%; power supply rejection ratio (PSRR) −/+ ∼ 80dB/85dB, common mode rejection ration (CMRR) ∼ 125dB, unity gain bandwidth (f r ) ∼ 20KHz with phase margin (PM) ∼ 75 degrees; open loop gain (G) ∼ 85dB; preliminary area estimate of ∼ 180 um per side. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email