skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.


Title: Thin channel Ga2O3 MOSFET with 55 GHz fMAX and > 100 V breakdown
This Letter reports a highly scaled 90 nm gate length β-Ga2O3 (Ga2O3) T-gate MOSFET with a power gain cutoff frequency (fMAX) of 55 GHz. The 60 nm thin epitaxial Ga2O3 channel layer was grown by molecular beam epitaxy, while the highly doped (n++) source/drain regions were regrown using metal organic chemical vapor deposition. Maximum on current (IDS,MAX) of 160 mA/mm and trans-conductance (gm) around 36 mS/mm were measured at VDS = 10 V for LSD = 1.5 μm device. Transconductance and on current are limited by high channel sheet resistance (Rsheet). Gate/drain breakdown voltage of 125 V was measured for LGD = 1.2 μm. We extracted 27 GHz current gain cutoff frequency (fT) and 55 GHz fMAX for 20 V drain bias for unpassivated devices. While no current collapse was seen initially for both drain and gate lag measurements for 500 ns pulse, moderate current collapse was observed after DC, RF measurements caused by electrical stressing. We calculated a high fT. VBR product of 3.375 THz V, which is comparable to the state-of-the-art GaN HEMTs. This figure of merit suggests that Ga2O3 could be a potential candidate for X-band application.  more » « less
Award ID(s):
2231026 2019749
PAR ID:
10545893
Author(s) / Creator(s):
; ; ; ; ; ;
Publisher / Repository:
Applied Physics Letters
Date Published:
Journal Name:
Applied Physics Letters
Volume:
125
Issue:
6
ISSN:
0003-6951
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. Understanding the thermal stability and degradation mechanism of β-Ga2O3 metal-oxide-semiconductor field-effect transistors (MOSFETs) is crucial for their high-power electronics applications. This work examines the high temperature performance of the junctionless lateral β-Ga2O3 FinFET grown on a native β-Ga2O3 substrate, fabricated by metal-assisted chemical etching with Al2O3 gate oxide and Ti/Au gate metal. The thermal exposure effect on threshold voltage (Vth), subthreshold swing (SS), hysteresis, and specific on-resistance (Ron,sp), as a function of temperature up to 298 °C, is measured and analyzed. SS and Ron,sp increased with increasing temperatures, similar to the planar MOSFETs, while a more severe negative shift of Vth was observed for the high aspect-ratio FinFETs here. Despite employing a much thicker epilayer (∼2 μm) for the channel, the high temperature performance of Ion/Ioff ratios and SS of the FinFET in this work remains comparable to that of the planar β-Ga2O3 MOSFETs reported using epilayers ∼10–30× thinner. This work paves the way for further investigation into the stability and promise of β-Ga2O3 FinFETs compared to their planar counterparts. 
    more » « less
  2. In this work, we report a study of the temperature dependent pulsed current voltage and RF characterization of [Formula: see text]-(Al x Ga 1−x ) 2 O 3 /Ga 2 O 3 hetero-structure FETs (HFETs) before and after silicon nitride (Si 3 N 4 ) passivation. Under sub-microsecond pulsing, a moderate DC-RF dispersion (current collapse) is observed before passivation in gate lag measurements, while no current collapse is observed in the drain lag measurements. The dispersion in the gate lag is possibly attributed to interface traps in the gate–drain access region. DC-RF dispersion did not show any strong dependence on the pulse widths. Temperature dependent RF measurements up to 250 °C do not show degradation in the cutoff frequencies. After Si 3 N 4 deposition at 350 °C, a shift of the threshold voltage is observed which changed the DC characteristics. However, the current collapse is eliminated; at 200 ns pulse widths, a 50% higher current is observed compared to the DC at high drain voltages. No current collapse is observed even at higher temperatures. RF performance of the passivated devices does not show degradation. These results show that ex situ deposited Si 3 N 4 is a potential candidate for passivation of [Formula: see text]-(Al x Ga 1−x ) 2 O 3 /Ga 2 O 3 HFETs. 
    more » « less
  3. We examine if the bundling of semiconducting carbon nanotubes (CNTs) can increase the transconductance and on-state current density of field effect transistors (FETs) made from arrays of aligned, polymer-wrapped CNTs. Arrays with packing density ranging from 20 to 50 bundles  μm −1 are created via tangential flow interfacial self-assembly, and the transconductance and saturated on-state current density of FETs with either (i) strong ionic gel gates or (ii) weak 15 nm SiO 2 back gates are measured vs the degree of bundling. Both transconductance and on-state current significantly increase as median bundle height increases from 2 to 4 nm, but only when the strongly coupled ionic gel gate is used. Such devices tested at −0.6 V drain voltage achieve transconductance as high as 50 μS per bundle and 2 mS  μm −1 and on-state current as high as 1.7 mA  μm −1 . At low drain voltages, the off-current also increases with bundling, but on/off ratios of ∼10 5 are still possible if the largest (95th percentile) bundles in an array are limited to ∼5 nm in size. Radio frequency devices with strong, wraparound dielectric gates may benefit from increased device performance by using moderately bundled as opposed to individualized CNTs in arrays. 
    more » « less
  4. We report a new physics-based model for dual-gate amorphous-indium gallium zinc oxide (a-IGZO) thin film transistors (TFTs) which we developed and fine-tuned through experimental implementation and benchtop characterization.We fabricated and characterized a variety of test patterns, including a-IGZO TFTs with varying gate widths (100–1000 μm) and channel lengths (5–50 μm), transmission-line-measurement patterns and ground–signal–ground (GSG) radio frequency (RF) patterns. We modeled the contact resistance as a function of bias, channel area, and temperature, and captured all operating regimes, used physics-based modeling adjusted for empirical data to capture the TFT characteristics including ambipolar subthreshold currents, graded interbias-regime current changes, threshold and flat-band voltages, the interface trap density, the gate leakage currents, the noise, and the relevant small signal parameters. To design high-precision circuits for biosensing, we validated the dc, small signal, and noise characteristics of the model. We simulated and fabricated a two-stage common source amplifier circuit with a common drain output buffer and compared the measured and simulated gain and phase performance, finding an excellent fit over a frequency range spanning 10 kHz–10 MHz. 
    more » « less
  5. We report an Ultrawide Bandgap Al0.4Ga0.6N channel Metal-Oxide-Semiconductor Heterostructure field effect transistor with drain currents exceeding 1.33 A/mm (pulse) and 1.17A/mm (DC), around 2-fold increase over reported for AlGaN HFETs. The increase was achieved by incorporating hybrid barrier layer consisting of an AlN spacer, n-doped Al0.6Ga0.4N barrier and a thin reverse graded AlxGa1-xN (x from 0.60 to 0.30) cap layer. To enhance current spreading, a "perforated" channel layout comprising of narrow channel sections separated by current blocking islands was used. A composite ALD deposited ZrO2/Al2O3 film was used as gate dielectric. A breakdown field above 2MV/cm was measured. 
    more » « less