An official website of the United States government
Recent technology development of logic devices based on 2-D semiconductors such as MoS2, WS2, and WSe2 has triggered great excitement, paving the way to practical applications. Making low-resistance p-type contacts to 2-D semiconductors remains a critical challenge. The key to addressing this challenge is to find high-work function metallic materials which also introduce minimal metal-induced gap states (MIGSs) at the metal/semiconductor interface. In this work, we perform a systematic computational screening of novel metallic materials and their heterojunctions with monolayer WSe2 based on ab initio density functional theory and quantum device simulations. Two contact strategies, van der Waals (vdW) metallic contact and bulk semimetallic contact, are identified as promising solutions to achieving Schottky-barrier-free and low-contact-resistance p-type contacts for WSe2 p-type field-effect transistor (pFETs). Good candidates of p-type contact materials are found based on our screening criteria, including 1H-NbS2, 1H-TaS2, and 1T-TiS2 in the vdW metal category, as well as Co3Sn2S2 and TaP in the bulk semimetal category. Simulations of these new p-type contact materials suggest reduced MIGS, less Fermi-level pinning effect, negligible Schottky barrier height and small contact resistance (down to 20 Ωμm )
more »
« less
A back-to-back diode model applied to van der Waals Schottky diodes
Abstract The use of metal and semimetal van der Waals contacts for 2D semiconducting devices has led to remarkable device optimizations. In comparison with conventional thin-film metal deposition, a reduction in Fermi level pinning at the contact interface for van der Waals contacts results in, generally, lower contact resistances and higher mobilities. Van der Waals contacts also lead to Schottky barriers that follow the Schottky–Mott rule, allowing barrier estimates on material properties alone. In this study, we present a double Schottky barrier model and apply it to a barrier tunable all van der Waals transistor. In a molybdenum disulfide (MoS2) transistor with graphene and few-layer graphene contacts, we find that the model can be applied to extract Schottky barrier heights that agree with the Schottky–Mott rule from simple two-terminal current–voltage measurements at room temperature. Furthermore, we show tunability of the Schottky barrierin-situusing a regional contact gate. Our results highlight the utility of a basic back-to-back diode model in extracting device characteristics in all van der Waals transistors.
more »
« less
- Award ID(s):
- 2047509
- PAR ID:
- 10564675
- Publisher / Repository:
- IOP
- Date Published:
- Journal Name:
- Journal of Physics: Condensed Matter
- Volume:
- 36
- Issue:
- 45
- ISSN:
- 0953-8984
- Page Range / eLocation ID:
- 455301
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract Reducing the Schottky barrier height and Fermi level de‐pinning in metal‐organic semiconductor contacts are crucial for enhancing the performance of organic transistors. The reduction of the Schottky barrier height in bottom‐contact top‐gate organic transistors is demonstrated by adding 1 nm thick atomic layer deposited Al2O3on the source and drain contacts. By using two different donor‐acceptor copolymers, bothp‐andn‐type transistors are investigated. Temperature‐dependent current–voltage measurements from non‐treated, self‐assembled monolayer treated, and Al2O3treated Au source‐drain contact field‐effect transistors with varying channel lengths are carried out. The drain current versus drain voltage near zero gate voltage, which may be described by the thermionic emission model at temperatures above 150 K, allows the estimation of the Schottky barrier height (φB). The Al2O3contact‐treated transistors show more than 40% lowerφBcompared with the non‐treated contacts in thep‐type transistor. Similarly, an isoindigo‐based transistor, withn‐type transport, shows a reduction inφBwith Al2O3treated contacts suggesting that such ultrathin oxide layers provide a universal method for reducing the barrier height.more » « less
-
Abstract This paper provides comprehensive experimental analysis relating to improvements in the two-dimensional (2D) p-type metal–oxide–semiconductor (PMOS) field effect transistors (FETs) by pure van der Waals (vdW) contacts on few-layer tungsten diselenide (WSe 2 ) with high-k metal gate (HKMG) stacks. Our analysis shows that standard metallization techniques (e.g., e-beam evaporation at moderate pressure ~ 10 –5 torr) results in significant Fermi-level pinning, but Schottky barrier heights (SBH) remain small (< 100 meV) when using high work function metals (e.g., Pt or Pd). Temperature-dependent analysis uncovers a more dominant contribution to contact resistance from the channel access region and confirms significant improvement through less damaging metallization techniques (i.e., reduced scattering) combined with strongly scaled HKMG stacks (enhanced carrier density). A clean contact/channel interface is achieved through high-vacuum evaporation and temperature-controlled stepped deposition providing large improvements in contact resistance. Our study reports low contact resistance of 5.7 kΩ-µm, with on-state currents of ~ 97 µA/µm and subthreshold swing of ~ 140 mV/dec in FETs with channel lengths of 400 nm. Furthermore, theoretical analysis using a Landauer transport ballistic model for WSe 2 SB-FETs elucidates the prospects of nanoscale 2D PMOS FETs indicating high-performance (excellent on-state current vs subthreshold swing benchmarks) towards the ultimate CMOS scaling limit.more » « less
-
Solid-state thermionic devices based on van der Waals structures were proposed for nanoscale thermal to electrical energy conversion and integrated electronic cooling applications. We study thermionic cooling across gold-graphene-WSe 2 -graphene-gold structures computationally and experimentally. Graphene and WSe 2 layers were stacked, followed by deposition of gold contacts. The I - V curve of the structure suggests near-ohmic contact. A hybrid technique that combines thermoreflectance and cooling curve measurements is used to extract the device ZT . The measured Seebeck coefficient, thermal and electrical conductance, and ZT values at room temperatures are in agreement with the theoretical predictions using first-principles calculations combined with real-space Green’s function formalism. This work lays the foundation for development of efficient thermionic devices.more » « less
-
This paper reports the discovery that resistively-coupled coplanar waveguides in van der Waals heterostructures are dominated by Hall conductivity rather than longitudinal conductivity, unlike traditional capacitively-coupled systems. We observed clear integer quantum Hall effect plateaus that were frequency-independent from below 1 GHz to over 7 GHz, with sensitivity strongly dependent on device geometry. We developed a T-network circuit model that successfully explains the nearly threefold enhancement in measurement sensitivity observed in samples with long contact regions compared to theoretical predictions. This work establishes important design principles for microwave measurements of two-dimensional electron systems in van der Waals materials and opens pathways for contactless characterization of materials where Ohmic contacts are challenging to achieve.more » « less
- Free Publicly Accessible Full Text
-
Accepted Manuscript
- Journal Article:
- https://doi.org/10.1088/1361-648X/ad69ef
