skip to main content


Search for: All records

Award ID contains: 1648878

Note: When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher. Some full text articles may not yet be available without a charge during the embargo (administrative interval).
What is a DOI Number?

Some links on this page may take you to non-federal websites. Their policies may differ from this site.

  1. A methodology to secure analog intellectual property (IP) by obfuscating biasing conditions is presented in this paper. Previous research methodologies have focused on protecting digital IP from theft, overproduction, counterfeiting, and Trojan insertion. Analog IP has not been investigated as it does not share the same replicated structures and functionalities used for digital protection. The bias encryption techniques presented in this paper are implemented on a phase locked loop (PLL). The operating frequency of the PLL is masked in the range of 800 MHz to 2.2 GHz with a 40-bit encryption key. The probability of determining the correct key through brute force attack is 9.095×10-13. The overheads of encrypting the PLL include a 6.3% increase in active area, a 0.89% increase in power consumption, and a 5 dBc/Hz increase in phase noise. 
    more » « less
  2. As wireless devices hold prominent roles as means of communication, developing strong security methods against sophisticated cyber-attacks has become paramount. A novel physical layer based technique for securing wireless communication between the transmitter and receiver is described in this paper. The technique involves obfuscating the preamble data of the baseband signal through unique keys that are independently generated at both the transmitter and the receiver based on channel characteristics known only to the pair. The obfuscation technique is developed on the Drexel Software Defined Communication testbed on a Xilinx Virtex 6 ML605 board. 
    more » « less