All-digital basestation (BS) architectures for millimeter-wave (mmWave) massive multi-user multiple-input multiple-output (MU-MIMO), which equip each radio-frequency chain with dedicated data converters, have advantages in spectral efficiency, flexibility, and baseband-processing simplicity over hybrid analog-digital solutions. For all-digital architectures to be competitive with hybrid solutions in terms of power consumption, novel signal-processing methods and baseband architectures are necessary. In this paper, we demonstrate that adapting the resolution of the analog-to-digital converters (ADCs) and spatial equalizer of an all-digital system to the communication scenario (e.g., the number of users, modulation scheme, and propagation conditions) enables orders-of-magnitude power savings for realistic mmWave channels. For example, for a 256-BS-antenna 16-user system supporting 1 GHz bandwidth, a traditional baseline architecture designed for a 64-user worst-case scenario would consume 23 W in 28 nm CMOS for the ADC array and the spatial equalizer, whereas a resolution-adaptive architecture is able to reduce the power consumption by 6.7×.
DSP Linearization for Millimeter-Wave All-Digital Receiver Array with Low-Resolution ADCs
Millimeter-wave (mmWave) communications and cell densification are the key techniques for the future evolution of cellular systems beyond 5G. Although the current mmWave radio designs are focused on hybrid digital and analog receiver array architectures, the fully digital architecture is an appealing option due to its flexibility and support for multi-user multiple-input multiple-output (MIMO). In order to achieve reasonable power consumption and hardware cost, the specifications of analog circuits are expected to be compromised, including the resolution of analog-to-digital converter (ADC) and the linearity of radio-frequency (RF) front end. Although the state-of-the-art studies focus on the ADC, the nonlinearity can also lead to severe system performance degradation when strong input signals introduce inter-modulation distortion (IMD). The impact of RF nonlinearity becomes more severe with densely deployed mmWave cells since signal sources closer to the receiver array are more likely to occur. In this work, we design and analyze the digital IMD compensation algorithm, and study the relaxation of the required linearity in the RF-chain. We propose novel algorithms that jointly process digitized samples to recover amplifier saturation, and relies on beam space operation which reduces the computational complexity as compared to per-antenna IMD compensation.
- Award ID(s):
- Publication Date:
- NSF-PAR ID:
- Journal Name:
- 2019 IEEE 20th International Workshop on Signal Processing Advances in Wireless Communications (SPAWC)
- Page Range or eLocation-ID:
- 1 to 5
- Sponsoring Org:
- National Science Foundation
More Like this
A Comparison of Hybrid Beamforming and Digital Beamforming with Low-Resolution ADCs for Multiple Users and Imperfect CSIFor 5G it will be important to leverage the available millimeter wave spectrum. To achieve an approximately omni- directional coverage with a similar effective antenna aperture compared to state-of-the-art cellular systems, an antenna array is required at both the mobile and basestation. Due to the large bandwidth and inefficient amplifiers available in CMOS for mmWave, the analog front-end of the receiver with a large number of antennas becomes especially power hungry. Two main solutions exist to reduce the power consumption: hybrid beam forming and digital beam forming with low resolution Analog to Digital Converters (ADCs). In this work we compare the spectral and energy efficiency of both systems under practical system constraints. We consider the effects of channel estimation, transmitter impairments and multiple simultaneous users for a wideband multipath model. Our power consumption model considers components reported in literature at 60 GHz. In contrast to many other works we also consider the correlation of the quantization error, and generalize the modeling of it to non- uniform quantizers and different quantizers at each antenna. The result shows that as the Signal to Noise Ratio (SNR) gets larger the ADC resolution achieving the optimal energy efficiency gets also larger. The energy efficiencymore »
The highly sparse nature of propagation channels and the restricted use of radio frequency (RF) chains at transceivers limit the performance of millimeter wave (mmWave) multiple-input multiple-output (MIMO) systems. Introducing reconfigurable antennas to mmWave can offer an additional degree of freedom on designing mmWave MIMO systems. This paper provides a theoretical framework for studying the mmWave MIMO with reconfigurable antennas. We present an architecture of reconfigurable mmWave MIMO with beamspace hybrid analog-digital beamformers and reconfigurable antennas at both the transmitter and the receiver. We show that employing reconfigurable antennas can provide throughput gain for the mmWave MIMO. We derive the expression for the average throughput gain of using reconfigurable antennas, and further simplify the expression by considering the case of large number of reconfiguration states. In addition, we propose a low-complexity algorithm for the reconfiguration state and beam selection, which achieves nearly the same throughput performance as the optimal selection of reconfiguration state and beams by exhaustive search.
A Resolution-Adaptive 8 mm 2 9.98 Gb/s 39.7 pJ/b 32-Antenna All-Digital Spatial Equalizer for mmWave Massive MU-MIMO in 65nm CMOSAll-digital millimeter-wave (mmWave) massive multi-user multiple-input multiple-output (MU-MIMO) receivers enable extreme data rates but require high power consumption. In order to reduce power consumption, this paper presents the first resolution-adaptive all-digital receiver ASIC that is able to adjust the resolution of the data-converters and baseband-processing engine to the instantaneous communication scenario. The scalable 32-antenna, 65 nm CMOS receiver occupies a total area of 8 mm 2 and integrates analog-to-digital converters (ADCs) with programmable gain and resolution, beamspace channel estimation, and a resolution-adaptive processing-in-memory spatial equalizer. With 6-bit ADC samples and a 4-bit spatial equalizer, our ASIC achieves a throughput of 9.98 Gb/s while being at least 2× more energy-efficient than state-of-the-art designs.
Full-duplex (FD) wireless is an emerging wireless communication paradigm where the transmitter and the receiver operate simultaneously at the same frequency. One major challenge in realizing FD wireless is the interference of the TX signal saturating the receiver, commonly referred to self-interference (SI). Traditionally, self-interference cancellation (SIC) is achieved in the antenna, RF/analog, and digital domains. In the antenna domain, SIC can be achieved using a pair of separate TX and RX antennas, or using a single antenna shared by the TX and RX through a magnetic circulator, which is usually bulky, expensive, and not integrable with CMOS. Recent advances, however, have shown the feasibility of realizing high-performance non-reciprocal circulators in CMOS based on spatio-temporal modulation. In this work, we demonstrate a high power handling FD radio using a USRP SDR which employs SIC (i) at the antenna interface using a watt-level power-handling CMOS integrated, magnetic-free circulator, (ii) in the RF domain using a compact RF canceler, and (iii) in the digital domain. Our prototyped FD radio achieves +95 dB overall SIC at +15dBm TX power level. We analyze the effects of the circulator TX-RX non-linearity on the total achievable SIC