The residue of common photo‐ and electron‐beam resists, such as poly(methyl methacrylate) (PMMA), is often present on the surface of 2D crystals after device fabrication. The residue degrades device properties by decreasing carrier mobility and creating unwanted doping. Here, MoS2and WSe2field effect transistors (FETs) with residue are cleaned by contact mode atomic force microscopy (AFM) and the impact of the residue on: 1) the intrinsic electrical properties, and 2) the effectiveness of electric double layer (EDL) gating are measured. After cleaning, AFM measurements confirm that the surface roughness decreases to its intrinsic state (i.e., ≈0.23 nm for exfoliated MoS2and WSe2) and Raman spectroscopy shows that the characteristic peak intensities (E2gand A1g) increase. PMMA residue causes p‐type doping corresponding to a charge density of ≈7 × 1011cm−2on back‐gated MoS2and WSe2FETs. For FETs gated with polyethylene oxide (PEO)76:CsClO4, removing the residue increases the charge density by 4.5 × 1012cm−2, and the maximum drain current by 247% (statistically significant,
Electric-double-layer (EDL) gated transistors use ions in an electrolyte to induce charge in the channel of the transistor by field-effect. Because a sub-nanometer gap capacitor is created at the electrolyte/channel interface, large capacitance densities (∼
- NSF-PAR ID:
- 10149738
- Publisher / Repository:
- IOP Publishing
- Date Published:
- Journal Name:
- Journal of Physics: Materials
- Volume:
- 3
- Issue:
- 3
- ISSN:
- 2515-7639
- Page Range / eLocation ID:
- Article No. 032001
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
Abstract p < 0.05). Removing the residue likely allows the ions to be positioned closer to the channel surface, which is essential for achieving the best possible electrostatic gate control in ion‐gated devices. -
Abstract Materials keeping thickness in atomic scale but extending primarily in lateral dimensions offer properties attractive for many emerging applications. However, compared to crystalline counterparts, synthesis of atomically thin films in the highly disordered amorphous form, which avoids nonuniformity and defects associated with grain boundaries, is challenging due to their metastable nature. Here we present a scalable and solution-based strategy to prepare large-area, freestanding quasi-2D amorphous carbon nanomembranes with predominant sp2bonding and thickness down to 1–2 atomic layers, from coal-derived carbon dots as precursors. These atomically thin amorphous carbon films are mechanically strong with modulus of 400 ± 100 GPa and demonstrate robust dielectric properties with high dielectric strength above 20 MV cm−1and low leakage current density below 10−4 A cm−2through a scaled thickness of three-atomic layers. They can be implemented as solution-deposited ultrathin gate dielectrics in transistors or ion-transport media in memristors, enabling exceptional device performance and spatiotemporal uniformity.
-
The study investigates the mitigation of radiation damage on p‐type SnO thin‐film transistors (TFTs) with a fast, room‐temperature annealing process. Atomic layer deposition is utilized to fabricate bottom‐gate TFTs of high‐quality p‐type SnO layers. After 2.8 MeV Au4+irradiation at a fluence level of 5.2 × 1012 ions cm−2, the output drain current and on/off current ratio (
I on/I off) decrease by more than one order of magnitude, field‐effect mobility (μ FE) reduces more than four times, and subthreshold swing (SS) increases more than four times along with a negative shift in threshold voltage. The observed degradation is attributed to increased surface roughness and defect density, as confirmed by scanning electron microscopy (SEM), high‐resolution micro‐Raman, and transmission electron microscopy (TEM) with geometric phase analysis (GPA). A technique is demonstrated to recover the device performance at room temperature and in less than a minute, using the electron wind force (EWF) obtained from low‐duty‐cycle high‐density pulsed current. At a pulsed current density of 4.0 × 105 A cm−2, approximately four times increase inI on/I offis observed, 41% increase inμ FE, and 20% decrease in the SS of the irradiated TFTs, suggesting effectiveness of the new annealing technique. -
Abstract The family of 2D semiconductors (2DSCs) has grown rapidly since the first isolation of graphene. The emergence of each 2DSC material brings considerable excitement for its unique electrical, optical, and mechanical properties, which are often highly distinct from their 3D counterparts. To date, studies of 2DSC are majorly focused on group IV (e.g., graphene, silicene), group V (e.g., phosphorene), or group VIB compounds (transition metal dichalcogenides, TMD), and have inspired considerable effort in searching for novel 2DSCs. Here, the first electrical characterization of group IV–V compounds is presented by investigating few‐layer GeAs field‐effect transistors. With back‐gate device geometry, p‐type behaviors are observed at room temperature. Importantly, the hole carrier mobility is found to approach 100 cm2V−1s−1with ON–OFF ratio over 105, comparable well with state‐of‐the‐art TMD devices. With the unique crystal structure the few‐layer GeAs show highly anisotropic optical and electronic properties (anisotropic mobility ratio of 4.8). Furthermore, GeAs based transistor shows prominent and rapid photoresponse to 1.6 µm radiation with a photoresponsivity of 6 A W−1and a rise and fall time of ≈3 ms. This study of group IV–V 2DSC materials greatly expands the 2D family, and can enable new opportunities in functional electronics and optoelectronics based on 2DSCs.
-
Abstract From its inception, extensive work on the characterization of field effect transistors (FETs) based on 2D‐layered semiconductors has relied on a back‐gated transistor architecture. This is useful for initial assessment but lacks ultimate compatibility with integrated circuit (IC) design since the threshold voltage of individual devices cannot be controlled independently in order to achieve specific ON‐state and OFF‐state performance. Note that threshold engineering via gate electrostatics is inevitable for 2D semiconductors owing to the absence of comprehensive, reliable, and universal doping schemes. In recent years, several strategies are adopted for the gating of individual 2D‐FETs such as atomic layer deposition (ALD) of high‐
k dielectrics, drop casting of ionic liquids, and deterministic transfer of insulating 2D hexagonal boron nitride. These techniques have their respective strengths and weaknesses. A facile, low‐temperature, scalable, and universally applicable fabrication scheme for dual‐gated monolayer 2D‐FETs is reported here, which is compatible with the back‐end‐of‐the‐line (BEOL) process flow of complementary metal oxide semiconductor (CMOS) technology, using hydrogen silsesquioxane (HSQ). HSQ is a negative tone resist that possesses dielectric properties similar to SiO2when exposed to high electron beam irradiation and thermal curing and can produce features as small as 10 nm.