An official website of the United States government
Abstract Defect mitigation of electronic devices is conventionally achieved using thermal annealing. To mobilize the defects, very high temperatures are necessary. Since thermal diffusion is random in nature, the process may take a prolonged period of time. In contrast, we demonstrate a room temperature annealing technique that takes only a few seconds. The fundamental mechanism is defect mobilization by atomic scale mechanical force originating from very high current density but low duty cycle electrical pulses. The high-energy electrons lose their momentum upon collision with the defects, yet the low duty cycle suppresses any heat accumulation to keep the temperature ambient. For a 7 × 105A cm−2pulsed current, we report an approximately 26% reduction in specific on-resistance, a 50% increase of the rectification ratio with a lower ideality factor, and reverse leakage current for as-fabricated vertical geometry GaN p–n diodes. We characterize the microscopic defect density of the devices before and after the room temperature processing to explain the improvement in the electrical characteristics. Raman analysis reveals an improvement in the crystallinity of the GaN layer and an approximately 40% relaxation of any post-fabrication residual strain compared to the as-received sample. Cross-sectional transmission electron microscopy (TEM) images and geometric phase analysis results of high-resolution TEM images further confirm the effectiveness of the proposed room temperature annealing technique to mitigate defects in the device. No detrimental effect, such as diffusion and/or segregation of elements, is observed as a result of applying a high-density pulsed current, as confirmed by energy dispersive x-ray spectroscopy mapping.
more »
« less
Mitigating Heavy Ion Irradiation‐Induced Degradation in p‐type SnO Thin‐Film Transistors at Room Temperature
The study investigates the mitigation of radiation damage on p‐type SnO thin‐film transistors (TFTs) with a fast, room‐temperature annealing process. Atomic layer deposition is utilized to fabricate bottom‐gate TFTs of high‐quality p‐type SnO layers. After 2.8 MeV Au4+irradiation at a fluence level of 5.2 × 1012 ions cm−2, the output drain current and on/off current ratio (Ion/Ioff) decrease by more than one order of magnitude, field‐effect mobility (μFE) reduces more than four times, and subthreshold swing (SS) increases more than four times along with a negative shift in threshold voltage. The observed degradation is attributed to increased surface roughness and defect density, as confirmed by scanning electron microscopy (SEM), high‐resolution micro‐Raman, and transmission electron microscopy (TEM) with geometric phase analysis (GPA). A technique is demonstrated to recover the device performance at room temperature and in less than a minute, using the electron wind force (EWF) obtained from low‐duty‐cycle high‐density pulsed current. At a pulsed current density of 4.0 × 105 A cm−2, approximately four times increase inIon/Ioffis observed, 41% increase inμFE, and 20% decrease in the SS of the irradiated TFTs, suggesting effectiveness of the new annealing technique.
more »
« less
- Award ID(s):
- 2015795
- PAR ID:
- 10468090
- Publisher / Repository:
- Wiley Blackwell (John Wiley & Sons)
- Date Published:
- Journal Name:
- physica status solidi (a)
- Volume:
- 220
- Issue:
- 19
- ISSN:
- 1862-6300
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract The prospect of 2‐dimensional electron gases (2DEGs) possessing high mobility at room temperature in wide‐bandgap perovskite stannates is enticing for oxide electronics, particularly to realize transparent and high‐electron mobility transistors. Nonetheless only a small number of studies to date report 2DEGs in BaSnO3‐based heterostructures. Here, 2DEG formation at the LaScO3/BaSnO3(LSO/BSO) interface with a room‐temperature mobility of 60 cm2 V−1 s−1at a carrier concentration of 1.7 × 1013 cm–2is reported. This is an order of magnitude higher mobility at room temperature than achieved in SrTiO3‐based 2DEGs. This is achieved by combining a thick BSO buffer layer with an ex situ high‐temperature treatment, which not only reduces the dislocation density but also produces a SnO2‐terminated atomically flat surface, followed by the growth of an overlying BSO/LSO interface. Using weak beam dark‐field transmission electron microscopy imaging and in‐line electron holography technique, a reduction of the threading dislocation density is revealed, and direct evidence for the spatial confinement of a 2DEG at the BSO/LSO interface is provided. This work opens a new pathway to explore the exciting physics of stannate‐based 2DEGs at application‐relevant temperatures for oxide nanoelectronics.more » « less
-
Thermal annealing is a widely used strategy to enhance semiconductor device performance. However, the process is complex for multi-material multi-layered semiconductor devices, where thermoelastic stresses from lattice constant and thermal expansion coefficient mismatch may create more defects than those annealed. We propose an alternate low temperature annealing technique, which utilizes the electron wind force (EWF) induced by small duty cycle high density pulsed current. To demonstrate its effectiveness, we intentionally degrade AlGaN/GaN high electron mobility transistors (HEMTs) with accelerated OFF-state stressing to increase ON-resistance ∼182.08% and reduce drain saturation current ∼85.82% of pristine condition at a gate voltage of 0 V. We then performed the EWF annealing to recover the corresponding values back to ∼122.21% and ∼93.10%, respectively. The peak transconductance, degraded to ∼76.58% of pristine at the drain voltage of 3 V, was also recovered back to ∼92.38%. This recovery of previously degraded transport properties is attributed to approximately 80% recovery of carrier mobility, which occurs during EWF annealing. We performed synchrotron differential aperture x-ray microscopy measurements to correlate these annealing effects with the lattice structural changes. We found a reduction of lattice plane spacing of (001) planes and stress within the GaN layer under the gate region after EWF annealing, suggesting a corresponding decrease in defect density. Application of this low-temperature annealing technique for in-operando recovery of degraded electronic devices is discussed.more » « less
-
Abstract Highly sensitive force sensors of piezoelectric zinc oxide (ZnO) dual‐gate thin film transistors (TFTs) are reported together with an analytical model that elucidates the physical origins of their response. The dual‐gate TFTs are fabricated on a polyimide substrate and exhibited a field effect mobility of ≈5 cm2V−1s−1,Imax/Iminratio of 107, and a subthreshold slope of 700 mV dec−1, and demonstrated static and transient current changes under external forces with varying amplitude and polarity in different gate bias regimes. To understand the current modulation of the dual‐gate TFT with independently biased top and bottom gates, an analytical model is developed. The model includes accumulation channels at both surfaces and a bulk channel within the film and accounts for the force‐induced piezoelectric charge density. The microscopic piezoelectric response that modulates the energy‐band edges and correspondent current–voltage characteristics are accurately portrayed by this model. Finally, the field‐tunable force response in single TFT is demonstrated as a function of independent bias for the top and bottom gates with a force response range from −0.29 to 22.7 nA mN−1. This work utilizes intuitive analytical models to shed light on the correlation between the material properties with the force response in piezoelectric TFTs.more » « less
-
A new record‐high room‐temperature electron Hall mobility (μRT = 194 cm2 V−1 s−1atn ≈ 8 × 1015 cm−3) for β‐Ga2O3is demonstrated in the unintentionally doped thin film grown on (010) semi‐insulating substrate via metal‐organic chemical vapor deposition (MOCVD). A peak electron mobility of ≈9500 cm2 V−1 s−1is achieved at 45 K. Further investigation on the transport properties indicates the existence of sheet charges near the epilayer/substrate interface. Si is identified as the primary contributor to the background carrier in both the epilayer and the interface, originating from both surface contamination and growth environment. The pregrowth hydrofluoric acid cleaning of the substrate leads to an obvious decrease in Si impurity both at the interface and in the epilayer. In addition, the effect of the MOCVD growth condition, particularly the chamber pressure, on the Si impurity incorporation is studied. A positive correlation between the background charge concentration and the MOCVD growth pressure is confirmed. It is noteworthy that in a β‐Ga2O3film with very low bulk charge concentration, even a reduced sheet charge density plays an important role in the charge transport properties.more » « less
