Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI
- Award ID(s):
- 1730158
- PAR ID:
- 10171018
- Date Published:
- Journal Name:
- Proceedings of Design, Automation and Test in Europe (DATE) Conference
- Page Range / eLocation ID:
- 830 to 835
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
No document suggestions found
An official website of the United States government

