High mobility is a crucial requirement for a large variety of electronic device applications. The state of the art for high-quality graphene devices is based on heterostructures made with graphene encapsulated in >40 nm-thick flakes of hexagonal boron nitride (hBN). Unfortunately, scaling up multilayer hBN while precisely controlling the number of layers remains an outstanding challenge, resulting in a rough material unable to enhance the mobility of graphene. This leads to the pursuit of alternative, scalable materials, which can be used as substrates and encapsulants for graphene. Tungsten disulfide (WS2) is a transition metal dichalcogenide, which was grown in large (∼mm-size) multi-layers by chemical vapor deposition. However, the resistance vs gate voltage characteristics when gating graphene through WS2 exhibit largely hysteretic shifts of the charge neutrality point on the order of Δn∼ 3 × 1011 cm−2, hindering the use of WS2 as a reliable encapsulant. The hysteresis originates due to the charge traps from sulfur vacancies present in WS2. In this work, we report the use of WS2 as a substrate and overcome the hysteresis issues by chemically treating WS2 with a super-acid, which passivates these vacancies and strips the surface from contaminants. The hysteresis is significantly reduced by about two orders of magnitude, down to values as low as Δn∼ 2 × 109 cm−2, while the room-temperature mobility of WS2-encapsulated graphene is as high as ∼62 × 103 cm2 V−1 s−1 at a carrier density of n ∼ 1 ×1012 cm−2. Our results promote WS2 as a valid alternative to hBN as an encapsulant for high-performance graphene devices.
- Award ID(s):
- 1710302
- PAR ID:
- 10177829
- Date Published:
- Journal Name:
- MRS Advances
- Volume:
- 4
- Issue:
- 61-62
- ISSN:
- 2059-8521
- Page Range / eLocation ID:
- 3319 to 3326
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
more » « less
-
more » « less
Abstract A major challenge for graphene applications is the lack of mass production technology for large‐scale and high‐quality graphene growth and transfer. Here, a roll‐to‐roll (R2R) dry transfer process for large‐scale graphene grown by chemical vapor deposition is reported. The process is fast, controllable, and environmentally benign. It avoids chemical contamination and allows the reuse of graphene growth substrates. By controlling tension and speed of the R2R dry transfer process, the electrical sheet resistance is achieved as 9.5 kΩ sq−1, the lowest ever reported among R2R dry transferred graphene samples. The R2R dry transferred samples are used to fabricate graphene‐based field‐effect transistors (GFETs) on polymer. It is demonstrated that these flexible GFETs feature a near‐zero doping level and a gate leakage current one to two orders of magnitude lower than those fabricated using wet‐chemical etched graphene samples. The scalability and uniformity of the R2R dry transferred graphene is further demonstrated by successfully transferring a 3 × 3 in2sample and measuring its field‐effect mobility with 36 millimeter‐scaled GFETs evenly spaced on the sample. The field‐effect mobility of the R2R dry transferred graphene is determined to be 205 ± 36 cm2 V−1.
-
more » « less
Thermal annealing is a widely used strategy to enhance semiconductor device performance. However, the process is complex for multi-material multi-layered semiconductor devices, where thermoelastic stresses from lattice constant and thermal expansion coefficient mismatch may create more defects than those annealed. We propose an alternate low temperature annealing technique, which utilizes the electron wind force (EWF) induced by small duty cycle high density pulsed current. To demonstrate its effectiveness, we intentionally degrade AlGaN/GaN high electron mobility transistors (HEMTs) with accelerated OFF-state stressing to increase ON-resistance ∼182.08% and reduce drain saturation current ∼85.82% of pristine condition at a gate voltage of 0 V. We then performed the EWF annealing to recover the corresponding values back to ∼122.21% and ∼93.10%, respectively. The peak transconductance, degraded to ∼76.58% of pristine at the drain voltage of 3 V, was also recovered back to ∼92.38%. This recovery of previously degraded transport properties is attributed to approximately 80% recovery of carrier mobility, which occurs during EWF annealing. We performed synchrotron differential aperture x-ray microscopy measurements to correlate these annealing effects with the lattice structural changes. We found a reduction of lattice plane spacing of (001) planes and stress within the GaN layer under the gate region after EWF annealing, suggesting a corresponding decrease in defect density. Application of this low-temperature annealing technique for in-operando recovery of degraded electronic devices is discussed.
-
more » « less
Abstract The use of metal and semimetal van der Waals contacts for 2D semiconducting devices has led to remarkable device optimizations. In comparison with conventional thin-film metal deposition, a reduction in Fermi level pinning at the contact interface for van der Waals contacts results in, generally, lower contact resistances and higher mobilities. Van der Waals contacts also lead to Schottky barriers that follow the Schottky–Mott rule, allowing barrier estimates on material properties alone. In this study, we present a double Schottky barrier model and apply it to a barrier tunable all van der Waals transistor. In a molybdenum disulfide (MoS2) transistor with graphene and few-layer graphene contacts, we find that the model can be applied to extract Schottky barrier heights that agree with the Schottky–Mott rule from simple two-terminal current–voltage measurements at room temperature. Furthermore, we show tunability of the Schottky barrier
in-situ using a regional contact gate. Our results highlight the utility of a basic back-to-back diode model in extracting device characteristics in all van der Waals transistors. -
In this work, β-Ga 2 O 3 fin field-effect transistors (FinFETs) with metalorganic chemical vapor deposition grown epitaxial Si-doped channel layer on (010) semi-insulating β-Ga 2 O 3 substrates are demonstrated. β-Ga 2 O 3 fin channels with smooth sidewalls are produced by the plasma-free metal-assisted chemical etching (MacEtch) method. A specific on-resistance (R on,sp ) of 6.5 mΩ·cm 2 and a 370 V breakdown voltage are achieved. In addition, these MacEtch-formed FinFETs demonstrate DC transfer characteristics with near zero (9.7 mV) hysteresis. The effect of channel orientation on threshold voltage, subthreshold swing, hysteresis, and breakdown voltages is also characterized. The FinFET with channel perpendicular to the [102] direction is found to exhibit the lowest subthreshold swing and hysteresis.more » « less
- Free Publicly Accessible Full Text
-
Accepted Manuscript1.0
- Journal Article:
- https://doi.org/10.1557/adv.2019.366
