Attention:The NSF Public Access Repository (PAR) system and access will be unavailable from 5:00 PM ET until 8:00 PM ET on Friday, September 11 due to maintenance. We apologize for the inconvenience.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: Analysis and EOT Scaling on Top‐ and Double‐Gate 2D CVD‐Grown Monolayer MoS 2 FETs
Abstract 2D layered semiconductors have attracted considerable attention for beyond‐Si complementary metal‐oxide‐semiconductor (CMOS) technologies. They can be prepared into ultrathin channel materials toward ultrascaled device architectures, including double‐gate field‐effect‐transistors (DGFETs). This work presents an experimental analysis of DGFETs constructed from chemical vapor deposition (CVD)‐grown monolayer (1L) molybdenum disulfide (MoS2) with atomic layer deposition (ALD) of hafnium oxide (HfO2) high‐k gate dielectrics (top and bottom). This extends beyond previous studies of DGFETs based mostly on exfoliated (few‐nm thick) MoS2flakes, and advances toward large‐area wafer‐scale processing. Here, significant improvements in performance are obtained with DGFETs (i.e., improvements in ON/OFF ratio, ON‐state current, sub‐threshold swing, etc.) compared to single top‐gate FETs. In addition to multi‐gate device architectures (e.g., DGFETs), the scaling of the equivalent oxide thickness (EOT) is crucial toward improved electrostatics required for next‐generation transistors. However, the impact of EOT scaling on the characteristics of CVD‐grown MoS2DGFETs remains largely unexplored. Thus, this work studies the impact of EOT scaling on subthreshold swing (SS) and gate hysteresis using current–voltage (I–V) measurements with varying sweep rates. The experimental analysis and results elucidate the basic mechanisms responsible for improvements in CVD‐grown 1L‐MoS2DGFETs compared to standard top‐gate FETs.  more » « less
Award ID(s):
2052527
PAR ID:
10574883
Author(s) / Creator(s):
; ; ; ;
Publisher / Repository:
Advanced Electronic Materials
Date Published:
Journal Name:
Advanced Electronic Materials
Volume:
10
Issue:
11
ISSN:
2199-160X
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; ; ; ; (, Nanotechnology)
    Abstract Chemical vapor deposition (CVD)-grown monolayer (ML) molybdenum disulfide (MoS 2 ) is a promising material for next-generation integrated electronic systems due to its capability of high-throughput synthesis and compatibility with wafer-scale fabrication. Several studies have described the importance of Schottky barriers in analyzing the transport properties and electrical characteristics of MoS 2 field-effect-transistors (FETs) with metal contacts. However, the analysis is typically limited to single devices constructed from exfoliated flakes and should be verified for large-area fabrication methods. In this paper, CVD-grown ML MoS 2 was utilized to fabricate large-area (1 cm × 1 cm) FET arrays. Two different types of metal contacts (i.e. Cr/Au and Ti/Au) were used to analyze the temperature-dependent electrical characteristics of ML MoS 2 FETs and their corresponding Schottky barrier characteristics. Statistical analysis provides new insight about the properties of metal contacts on CVD-grown MoS 2 compared to exfoliated samples. Reduced Schottky barrier heights (SBH) are obtained compared to exfoliated flakes, attributed to a defect-induced enhancement in metallization of CVD-grown samples. Moreover, the dependence of SBH on metal work function indicates a reduction in Fermi level pinning compared to exfoliated flakes, moving towards the Schottky–Mott limit. Optical characterization reveals higher defect concentrations in CVD-grown samples supporting a defect-induced metallization enhancement effect consistent with the electrical SBH experiments. 
    more » « less
  2. ; ; ; ; ; ; (, Scientific Reports)
    Abstract This paper provides comprehensive experimental analysis relating to improvements in the two-dimensional (2D) p-type metal–oxide–semiconductor (PMOS) field effect transistors (FETs) by pure van der Waals (vdW) contacts on few-layer tungsten diselenide (WSe 2 ) with high-k metal gate (HKMG) stacks. Our analysis shows that standard metallization techniques (e.g., e-beam evaporation at moderate pressure ~ 10 –5  torr) results in significant Fermi-level pinning, but Schottky barrier heights (SBH) remain small (< 100 meV) when using high work function metals (e.g., Pt or Pd). Temperature-dependent analysis uncovers a more dominant contribution to contact resistance from the channel access region and confirms significant improvement through less damaging metallization techniques (i.e., reduced scattering) combined with strongly scaled HKMG stacks (enhanced carrier density). A clean contact/channel interface is achieved through high-vacuum evaporation and temperature-controlled stepped deposition providing large improvements in contact resistance. Our study reports low contact resistance of 5.7 kΩ-µm, with on-state currents of ~ 97 µA/µm and subthreshold swing of ~ 140 mV/dec in FETs with channel lengths of 400 nm. Furthermore, theoretical analysis using a Landauer transport ballistic model for WSe 2 SB-FETs elucidates the prospects of nanoscale 2D PMOS FETs indicating high-performance (excellent on-state current vs subthreshold swing benchmarks) towards the ultimate CMOS scaling limit. 
    more » « less
  3. ; ; ; (, International Journal of High Speed Electronics and Systems)
    Mid-infrared (mid-IR) photodetection is important for various applications, including biomedical diagnostics, security, chemical identification, and free-spacing optical communications. However, conventional “photon” mid-IR photodetectors require liquid nitrogen cooling (i.e., MCT). Furthermore, acquiring mid-IR spectra usually involves a complex and expensive Fourier Transform Infrared spectrometer, a tabletop instrument consisting of a meter-long interferometer and MCT detectors, which is not suitable for mobile and compact device applications. In this work, we present tunable photoresponsivity in the mid-IR wavelength in palladium diselenide (PdSe2) – molybdenum disulfide (MoS2) heterostructure field-effect transistors (FETs), operating at room temperature. Furthermore, we applied a tunable membrane cavity to modulate the Fabry–Pérot resonance to modulate the absorption spectrum of the device layer. We used a robust polyetherimide (PEI) membrane with CVD-grown graphene to electrically tune the membrane structure. For the next step, we will integrate the PdSe2-based photodetector and tunable membrane to increase detection sensitivity and spectrum tunability to realize the ‘learning’-based spectroscopy. 
    more » « less
  4. ; ; ; ; ; ; ; ; (, Semiconductor Science and Technology)
    Abstract In this work, TiO2thin films deposited by the atomic layer deposition (ALD) method were treated with a special N2O plasma surface treatment and used as the gate dielectric for AlGaN/GaN metal insulator semiconductor high electron mobility transistors (MISHEMTs). The N2O plasma surface treatment effectively reduces defects in the oxide during low-temperature ALD growth. In addition, it allows oxygen atoms to diffuse into the device cap layer to increase the barrier height and thus reduce the gate leakage current. These TiO2films exhibit a dielectric constant of 54.8 and a two-terminal current of 1.96 × 10−10A mm−1in 2μm distance. When applied as the gate dielectric, the AlGaN/GaN MISHEMT with a 2μm-gate-length shows a high on/off ratio of 2.59 × 108and a low subthreshold slope (SS) of 84 mV dec−1among all GaN MISHEMTs using TiO2as the gate dielectric. This work provides a feasible way to significantly improve the TiO2film electrical property for gate dielectrics, and it suggests that the developed TiO2dielectric is a promising high-κgate oxide and a potential passivation layer for GaN-based MISHEMTs, which can be further extended to other transistors. 
    more » « less
  5. ; ; ; ; ; ; ; ; ; ; et al (, Nature Nanotechnology)
    Abstract Nanoscale transistors demand aggressive scaling of all channel dimensions—length, width and thickness. Two-dimensional semiconductors (2DS) provide the ultimate thickness limit, yet good device performance has largely remained restricted to micrometre-wide channels. Here we report monolayer 2DS nanoribbon transistors with both n- and p-type operation, fabricated by a top-down multipatterning process that includes ‘anchored’ contacts to limit nanoribbon delamination. This approach achieves channel lengths and widths down to 25–30 nm, with minimal edge degradation confirmed through nanoscale characterization, including tip-enhanced photoluminescence. Integrated with thin high-κgate dielectrics, the devices deliver on-state currents up to 560, 420 and 130 µA µm−1at a drain-to-source voltage of 1 V for n-type MoS2, n-type WS2and p-type WSe2, respectively. These results exceed prior single-gated 2DS nanoribbon reports, with WS2improving by more than two orders of magnitude, even for normally off (enhancement-mode) operation. Overall, these findings position top-down patterned 2DS nanoribbons as promising building blocks for future nanosheet transistor architectures. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Text Encoded Conversion
  • XML
  • Save / Share this Record
  • Send to Email