skip to main content

Title: Two-level systems and growth-induced metastability in hydrogenated amorphous silicon
Abstract

Specific heat measurements from 2 to 300 K of hydrogenated amorphous silicon prepared by hot-wire chemical vapor deposition show a large excess specific heat at low temperature, significantly larger than the Debye specific heat calculated from the measured sound velocity. The as-prepared films have a Schottky anomaly that is associated with metastable hydrogen in the amorphous network, as well as large linear and excess cubic term commonly associated with tunneling two-level systems in amorphous solids. Annealing at 200 °C, a temperature that enables hydrogen mobility but not evaporation, irreversibly reduces the heat capacity, eliminating the Schottky anomaly and leaving a reduced linear heat capacity. A non-monotonic dependence on growth temperature and H content is observed in all effects, except for sound velocity, which suggests that the tunneling two-level systems and the Schottky anomaly are associated with atomic hydrogen and require low density regions to form, while sound velocity is associated with the silicon network and increases with increasing growth temperature.

Authors:
; ; ; ; ;
Award ID(s):
1809498
Publication Date:
NSF-PAR ID:
10191276
Journal Name:
Materials Research Express
Volume:
7
Issue:
9
Page Range or eLocation-ID:
Article No. 095201
ISSN:
2053-1591
Publisher:
IOP Publishing
Sponsoring Org:
National Science Foundation
More Like this
  1. Tunneling field effect transistors (TFETs) have gained much interest in the previous decade for use in low power CMOS electronics due to their sub-thermal switching [1]. To date, all TFETs are fabricated as vertical nanowires or fins with long, difficult processes resulting in long learning cycle and incompatibility with modern CMOS processing. Because most TFETs are heterojunction TFETs (HJ-TFETs), the geometry of the device is inherently vertically because dictated by the orientation of the tunneling HJ, achieved by typical epitaxy. Template assisted selective epitaxy was demonstrated for vertical nanowires [2] and horizontally arranged nanorods [3] for III-V on Si integration.more »In this work, we report results on the area selective and template assisted epitaxial growth of InP, utilizing SiO2 based confined structures on InP substrates, which enables horizontal HJs, that can find application in the next generation of TFET devices. The geometries of the confined structures used are so that only a small area of the InP substrate, dubbed seed, is visible to the growth atmosphere. Growth is initiated selectively only at the seed and then proceeds in the hollow channel towards the source hole. As a result, growth resembles epitaxial lateral overgrowth from a single nucleation point [4], reaping the benefits of defect confinement and, contrary to spontaneous nanowire growth, allows orientation in an arbitrary, template defined direction. Indium phosphide 2-inch (110) wafers are used as the starting substrate. The process flow (Fig.1) consists of two plasma enhanced chemical vapor deposition (PECVD) steps of SiO2, appropriately patterned with electron beam lithography (EBL), around a PECVD amorphous silicon sacrificial layer. The sacrificial layer is ultimately wet etched with XeF2 to form the final, channel like template. Not shown in the schematic in Fig.1 is an additional, ALD deposited, 3 nm thick, alumina layer which prevents plasma damage to the starting substrate and is removed via a final tetramethylammonium hydroxide (TMAH) based wet etch. As-processed wafers were then diced and loaded in a Thomas Swan Horizontal reactor. Successful growth conditions found were 600°C with 4E6 mol/min of group III precursor, a V/III ratio of 400 and 8 lpm of hydrogen as carrier gas. Trimethylindium (TMIn) and tertiarybutylphosphine (TBP) were used as In and P precursors respectively. Top view SEM (Fig.2) confirms growth in the template thanks to sufficient Z-contrast despite the top oxide layer, not removed before imaging. TEM imaging shows a cross section of the confined structure taken at the seed hole (Fig.3). The initial growth interface suggests growth was initiated at the seed hole and atomic order of the InP conforms to the SiO2 template both at the seed and at the growth front. A sharp vertical facet is an encouraging result for the future development of vertical HJ based III-V semiconductor devices.« less
  2. We report on growth and electrical properties of α-Ga 2 O 3 films prepared by halide vapor phase epitaxy (HVPE) at 500 °C on α-Cr 2 O 3 buffers predeposited on sapphire by magnetron sputtering. The α-Cr 2 O 3 buffers showed a wide microcathodoluminescence (MCL) peak near 350 nm corresponding to the α-Cr 2 O 3 bandgap and a sharp MCL line near 700 nm due to the Cr + intracenter transition. Ohmic contacts to Cr 2 O 3 were made with both Ti/Au or Ni, producing linear current–voltage ( I– V) characteristics over a wide temperature range with an activation energymore »of conductivity of ∼75 meV. The sign of thermoelectric power indicated p-type conductivity of the buffers. Sn-doped, 2- μm-thick α-Ga 2 O 3 films prepared on this buffer by HVPE showed donor ionization energies of 0.2–0.25 eV, while undoped films were resistive with the Fermi level pinned at E C of 0.3 eV. The I– V and capacitance–voltage ( C– V) characteristics of Ni Schottky diodes on Sn-doped samples using a Cr 2 O 3 buffer indicated the presence of two face-to-face junctions, one between n-Ga 2 O 3 and p-Cr 2 O 3 , the other due to the Ni Schottky diode with n-Ga 2 O 3 . The spectral dependence of the photocurrent measured on the structure showed the presence of three major deep traps with optical ionization thresholds near 1.3, 2, and 2.8 eV. Photoinduced current transient spectroscopy spectra of the structures were dominated by deep traps with an ionization energy of 0.95 eV. These experiments suggest another pathway to obtain p–n heterojunctions in the α-Ga 2 O 3 system.« less
  3. Abstract

    Sc has been employed as an electron contact to a number of two-dimensional (2D) materials (e.g. MoS2, black phosphorous) and has enabled, at times, the lowest electron contact resistance. However, the extremely reactive nature of Sc leads to stringent processing requirements and metastable device performance with no true understanding of how to achieve consistent, high-performance Sc contacts. In this work, WSe2transistors with impressive subthreshold slope (109 mV dec−1) andION/IOFF(106) are demonstrated without post-metallization processing by depositing Sc contacts in ultra-high vacuum (UHV) at room temperature (RT). The lowest electron Schottky barrier height (SBH) is achieved by mildly oxidizing themore »WSe2in situbefore metallization, which minimizes subsequent reactions between Sc and WSe2. Post metallization anneals in reducing environments (UHV, forming gas) degrade theION/IOFFby ~103and increase the subthreshold slope by a factor of 10. X-ray photoelectron spectroscopy indicates the anneals increase the electron SBH by 0.4–0.5 eV and correspondingly convert 100% of the deposited Sc contacts to intermetallic or scandium oxide. Raman spectroscopy and scanning transmission electron microscopy highlight the highly exothermic reactions between Sc and WSe2, which consume at least one layer RT and at least three layers after the 400 °C anneals. The observed layer consumption necessitates multiple sacrificial WSe2layers during fabrication. Scanning tunneling microscopy/spectroscopy elucidate the enhanced local density of states below the WSe2Fermi level around individual Sc atoms in the WSe2lattice, which directly connects the scandium selenide intermetallic with the unexpectedly large electron SBH. The interface chemistry and structural properties are correlated with Sc–WSe2transistor and diode performance. The recommended combination of processing conditions and steps is provided to facilitate consistent Sc contacts to WSe2.

    « less
  4. Abstract

    Quantum spin systems such as magnetic insulators usually show magnetic order, but such classical states can give way toquantum liquids with exotic entanglementthrough two known mechanisms of frustration: geometric frustration in lattices with triangle motifs, and spin-orbit-coupling frustration in the exactly solvable quantum liquid of Kitaev’s honeycomb lattice. Here we present the experimental observation of a new kind of frustrated quantum liquid arising in an unlikely place: the magnetic insulator Ba4Ir3O10where Ir3O12trimers form an unfrustrated square lattice. The crystal structure shows no apparent spin chains. Experimentally we find a quantum liquid state persisting down to 0.2 K that is stabilizedmore »by strong antiferromagnetic interaction with Curie–Weiss temperature ranging from −766 to −169 K due to magnetic anisotropy. The anisotropy-averaged frustration parameter is 2000, seldom seen in iridates. Heat capacity and thermal conductivity are both linear at low temperatures, a familiar feature in metals but here in an insulator pointing to an exotic quantum liquid state; a mere 2% Sr substitution for Ba produces long-range order at 130 K and destroys the linear-T features. Although the Ir4+(5d5) ions in Ba4Ir3O10appear to form Ir3O12trimers of face-sharing IrO6octahedra, we propose that intra-trimer exchange is reduced and the lattice recombines into an array of coupled 1D chains with additional spins. An extreme limit of decoupled 1D chains can explain most but not all of the striking experimental observations, indicating that the inter-chain coupling plays an important role in the frustration mechanism leading to this quantum liquid.

    « less
  5. Abstract

    Thermoelectrics operating at high temperature can cost-effectively convert waste heat and compete with other zero-carbon technologies. Among different high-temperature thermoelectrics materials, silicon nanowires possess the combined attributes of cost effectiveness and mature manufacturing infrastructures. Despite significant breakthroughs in silicon nanowires based thermoelectrics for waste heat conversion, the figure of merit (ZT) or operating temperature has remained low. Here, we report the synthesis of large-area, wafer-scale arrays of porous silicon nanowires with ultra-thin Si crystallite size of ~4 nm. Concurrent measurements of thermal conductivity (κ), electrical conductivity (σ), and Seebeck coefficient (S) on the same nanowire show aZTof 0.71 at 700 K,more »which is more than ~18 times higher than bulk Si. ThisZTvalue is more than two times higher than any nanostructured Si-based thermoelectrics reported in the literature at 700 K. Experimental data and theoretical modeling demonstrate that this work has the potential to achieve aZTof ~1 at 1000 K.

    « less