skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: Optoelectronic synapse using monolayer MoS2 field effect transistors
Abstract Optical data sensing, processing and visual memory are fundamental requirements for artificial intelligence and robotics with autonomous navigation. Traditionally, imaging has been kept separate from the pattern recognition circuitry. Optoelectronic synapses hold the special potential of integrating these two fields into a single layer, where a single device can record optical data, convert it into a conductance state and store it for learning and pattern recognition, similar to the optic nerve in human eye. In this work, the trapping and de-trapping of photogenerated carriers in the MoS 2 /SiO 2 interface of a n-channel MoS 2 transistor was employed to emulate the optoelectronic synapse characteristics. The monolayer MoS 2 field effect transistor (FET) exhibits photo-induced short-term and long-term potentiation, electrically driven long-term depression, paired pulse facilitation (PPF), spike time dependent plasticity, which are necessary synaptic characteristics. Moreover, the device’s ability to retain its conductance state can be modulated by the gate voltage, making the device behave as a photodetector for positive gate voltages and an optoelectronic synapse at negative gate voltages.  more » « less
Award ID(s):
1845331
PAR ID:
10211260
Author(s) / Creator(s):
; ; ; ;
Date Published:
Journal Name:
Scientific Reports
Volume:
10
Issue:
1
ISSN:
2045-2322
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; ; ; ; ; (, SSRN Electronic Journal)
    It is a challenging task to fabricate thermally stable Photodetectors (PDs) working in visible light spectrum range due to the degradation in photoresponse characteristics. Herein, excellent performance parameters with photoresponsivity reached up to as high as 50 AW -1 , and ultrahigh specific detectivity in excess of 2.3×10 12 Jones have been obtained simultaneously in a single photodetector based on vertical MoS 2 (v-MoS 2 ) at a high temperature of 200°C. The TiO 2 interlay layer is ascribed as the main factor to enhance the PDs performances by reducing lattice mismatch between v-MoS 2 and substrate, separating photogenerated electron-hole pairs (EHPs), and the formation of the vertical MoS 2 nanostructures. Besides, the optoelectronics performances of the v-MoS 2 /TiO 2 heterostructures based field-effect transistor (FET) have also been examined under various operating temperatures, and the mechanism on how gate voltages affect the PDs performances has also been studied. In a word, the present fabricated v-MoS 2 /TiO 2 heterostructures based FET PDs will find practical applications in high-temperature environment. 
    more » « less
  2. ; ; ; (, 2019 IEEE Device Research Conference)
    Low InP/dielectric interface trap density Dit will enable low subthreshold swings (SS) in mm-wave MOSFETs [1] using InGaAs/InP composite channels [2] for increased breakdown and in tunnel FETs (TFETs) [3] using InAs/InP heterojunctions [4] for increased tunneling probability. Reducing Dit at the etched InP mesa edges of DHBTs and avalanche photodiodes will reduce leakage currents and increase breakdown voltages. While it can be difficult [5] to extract Dit of III-V interfaces from MOSCAP characteristics, Dit can be readily determined from the SS of long gate length Lg MOSFETs. Here we report InP-channel MOSFETs with record low SS indicating record low Dit at the semiconductor-dielectric interface. The devices use a AlOxNy/ZrO2 gate dielectric and a 14nm channel thickness Tch. A sample of 13 MOSFETs at 2 m Lg shows SS=70mV/dec. (mean) ±3 mV/dec. (standard deviation), corresponding to a minimum Dit ~3×1012 cm-2eV-1. The lowest SS observed at 2 m Lg is 66 mV/dec. The results suggest that wide-bandgap InP layers can be incorporated into MOS device designs without large degradations in DC characteristics arising from interface defects 
    more » « less
  3. ; ; ; ; (, Advanced Electronic Materials)
    Abstract 2D layered semiconductors have attracted considerable attention for beyond‐Si complementary metal‐oxide‐semiconductor (CMOS) technologies. They can be prepared into ultrathin channel materials toward ultrascaled device architectures, including double‐gate field‐effect‐transistors (DGFETs). This work presents an experimental analysis of DGFETs constructed from chemical vapor deposition (CVD)‐grown monolayer (1L) molybdenum disulfide (MoS2) with atomic layer deposition (ALD) of hafnium oxide (HfO2) high‐k gate dielectrics (top and bottom). This extends beyond previous studies of DGFETs based mostly on exfoliated (few‐nm thick) MoS2flakes, and advances toward large‐area wafer‐scale processing. Here, significant improvements in performance are obtained with DGFETs (i.e., improvements in ON/OFF ratio, ON‐state current, sub‐threshold swing, etc.) compared to single top‐gate FETs. In addition to multi‐gate device architectures (e.g., DGFETs), the scaling of the equivalent oxide thickness (EOT) is crucial toward improved electrostatics required for next‐generation transistors. However, the impact of EOT scaling on the characteristics of CVD‐grown MoS2DGFETs remains largely unexplored. Thus, this work studies the impact of EOT scaling on subthreshold swing (SS) and gate hysteresis using current–voltage (I–V) measurements with varying sweep rates. The experimental analysis and results elucidate the basic mechanisms responsible for improvements in CVD‐grown 1L‐MoS2DGFETs compared to standard top‐gate FETs. 
    more » « less
  4. ; ; ; ; ; ; ; ; ; ; et al (, Nature Communications)
    null (Ed.)
    Abstract Conventional imaging and recognition systems require an extensive amount of data storage, pre-processing, and chip-to-chip communications as well as aberration-proof light focusing with multiple lenses for recognizing an object from massive optical inputs. This is because separate chips ( i . e ., flat image sensor array, memory device, and CPU) in conjunction with complicated optics should capture, store, and process massive image information independently. In contrast, human vision employs a highly efficient imaging and recognition process. Here, inspired by the human visual recognition system, we present a novel imaging device for efficient image acquisition and data pre-processing by conferring the neuromorphic data processing function on a curved image sensor array. The curved neuromorphic image sensor array is based on a heterostructure of MoS 2 and poly(1,3,5-trimethyl-1,3,5-trivinyl cyclotrisiloxane). The curved neuromorphic image sensor array features photon-triggered synaptic plasticity owing to its quasi-linear time-dependent photocurrent generation and prolonged photocurrent decay, originated from charge trapping in the MoS 2 -organic vertical stack. The curved neuromorphic image sensor array integrated with a plano-convex lens derives a pre-processed image from a set of noisy optical inputs without redundant data storage, processing, and communications as well as without complex optics. The proposed imaging device can substantially improve efficiency of the image acquisition and recognition process, a step forward to the next generation machine vision. 
    more » « less
  5. ; ; ; ; ; ; ; ; ; ; et al (, Nature Communications)
    Abstract Memristive crossbar architectures are promising as efficient, low-power inference engines for edge AI applications. However, inputs with minor differences often yield similar outputs, requiring additional processing methods such as confidence scoring, feedback mechanisms, crossbar redundancy, or hybrid analog-digital approaches to resolve. These methods can be impractical for resource-limited edge devices. In contrast, three-terminal memtransistors can dynamically tune conductance via gate control, effectively resolving similar outputs and enhancing separability without retraining. Here, we present dense, large-scale crossbar array architectures incorporating up to 2048 MoS2memtransistors per array, achieving >92% yield across multiple arrays while individual memtransistors exhibit write energies as low as ~0.2 fJ, maintain read margins up to 10⁵, and offer a projected retention exceeding three years. These architectures demonstrate the ability to resolve inference ambiguities through gate modulation without the need for costly retraining or reprogramming. We also validate their performance by successfully classifying handwritten digits from the MNIST database. Finally, we benchmark the performance of MoS2memtransistors against other 2D material-based architectures and project their potential compared to state-of-the-art AI accelerators. We believe that this work furthers the ongoing development of in-memory processors for decentralized edge applications and that future studies aimed at reducing device-to-device variation and improving long-term non-volatile memory would only enhance inference capabilities. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Text Encoded Conversion
  • XML
  • Save / Share this Record
  • Send to Email