skip to main content


Title: TAFE: Thread Address Footprint Estimation for Capturing Data/Thread Locality in GPU Systems
Award ID(s):
1725743
NSF-PAR ID:
10212002
Author(s) / Creator(s):
;
Date Published:
Journal Name:
International Conference on Parallel Architectures and Compilation Techniques (PACT)
Page Range / eLocation ID:
17 to 29
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. null (Ed.)
    Sparse matrix dense vector multiplication (SpMV), exhibits the memory bandwidth and communication driven nature of many sparse linear algebra operations. Irregular memory accesses from the non-zero structure within a sparse matrix wreak havoc on performance. This paper presents strong scaling for communication avoiding SpMV implementations on a migrating thread system intended to address the lack of locality in sparse problems. We developed communication avoiding SpMV code to attempt to reduce off-node thread migration by using the hypergraph partitioning package HYPE to determine workload distribution. Additionally, we investigate the performance impact of overlapping communication and computation through the use of remote memory operations supported by the architecture. Incorporating remote memory operations with hypergraph partitioning we achieved 6.18X speedup for overall performance. 
    more » « less
  2. null (Ed.)