A spatial channel network (SCN) was recently proposed toward the forthcoming spatial division multiplexing (SDM) era, in which the optical layer is explicitly evolved to the hierarchical SDM and wavelength division multiplexing layers, and an optical node is decoupled into a spatial cross-connect (SXC) and wavelength cross-connect to achieve an ultrahigh-capacity optical network in a highly economical manner. In this paper, we report feasibility demonstrations of an evolution scenario regarding the SCN architecture to enhance the flexibility and functionality of spatial channel networking from a simple
Herein, logic function implementations are computationally demonstrated using lateral and vertical multicontact phase‐change devices integrated with complementary metal–oxide–semiconductor (CMOS) circuitry, which use thermal cross‐talk as a coupling mechanism to implement logic functions at smaller CMOS footprints. Thermal cross‐talk during the write operations is utilized to recrystallize the previously amorphized regions to achieve toggle operations. Amorphized regions formed between different pairs of write contacts are utilized to isolate read contacts. Typical expected reduction in CMOS footprint is ≈50% using the described approach for toggle‐multiplexing, JK‐multiplexing, and 2 × 2 routing. The switching speeds of the phase‐change devices are in the order of nanoseconds and are inherently nonvolatile. An electrothermal modeling framework with dynamic materials models is used to capture the device dynamics, and current and voltage requirements.
- Award ID(s):
- 1711626
- NSF-PAR ID:
- 10222531
- Publisher / Repository:
- Wiley Blackwell (John Wiley & Sons)
- Date Published:
- Journal Name:
- physica status solidi (RRL) – Rapid Research Letters
- Volume:
- 15
- Issue:
- 3
- ISSN:
- 1862-6254
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
more » « less
fixed-core-access anddirectional spatial channel ring network to a multidegree,any-core-access ,nondirectional , andcore-contentionless mesh SCN. As key building blocks of SXCs, we introduce what we believe to be novel optical devices: amulticore fiber (MCF) splitter, a core selector (CS), and a core and port selector (CPS). We construct free-space optics-based prototypes of these devices using five-core MCFs. Detailed performance evaluations of the prototypes in terms of the insertion loss (IL), polarization-dependent loss (PDL), and intercore cross talk (XT) are conducted. The results show that the prototypes provide satisfactorily low levels of IL, PDL, and XT. We construct a wide variety of reconfigurable spatial add/drop multiplexers (RSADMs) and SXCs in terms of node degree, interport cross-connection architecture, and add/drop port connectivity flexibilities. Such RSADMs/SXCs include a fixed-core-access and directional RSADM using a MCF splitter; an any-core-access, nondirectional SXC with core-contention using a CS; and an any-core-access, nondirectional SXC without core-contention using a CPS. Bit error rate performance measurements for SDM signals that traverse the RSADMs/SXCs confirm that there is no or a very slight optical signal-to-noise-ratio penalty from back-to-back performance. We also experimentally show that the flexibilities in the add/drop port of the SXCs allow us to recover from a single or concurrent double link failure with a wide variety of options in terms of availability and cost-effectiveness. -
null (Ed.)Enhancing the functionality of silicon through the integration of other materials such as III-V semiconductors has been recognized as a path to overcoming limitations imposed by characteristics fundamental to silicon's material physics while still capitalizing on properties that have enabled the success of the global integrated circuit industry [1]–[2][3]. High-speed electronic devices, devices with high breakdown voltages, light emitting/detecting devices, and devices for photon control can all be integrated with conventional CMOS to perform specialized electronic or photonic functions if suitable methods for forming such heterogeneously integrated regions are available that provide high yield and are compatible with fabrication processes that occur subsequent to the heterogeneous integration process. Technical challenges include lattice mismatch, thermal expansion coefficient differences, having the capability to form low-resistance electrical contacts using materials that are compatible with CMOS, more generally managing cross-contamination in tools used for front-end-of-line processing after III-V regions are established on the silicon wafers, and thermal management for the heterogeneously integrated devices or circuits. These together create formidable obstacles, but there is also the obstacle of defining a business case for creating hybrid wafer fabs given the applications that would be served by ICs with enhanced functionality. Bringing functions that are off chip onto the chip needs to be justified both technically and financially.more » « less
-
null (Ed.)Internet of Things (IoT) devices are mostly areas constrained and operate on a limited battery supply and therefore have tight energy budgets. Lightweight cryptography (LWC) such as PRESENT-80 allows for minimal area usage and low energy for secure operations. However, CMOS implemented LWCs are vulnerable to side-channel attacks such as Correlation Power Analysis (CPA). Adiabatic Logic is an emerging circuit design technique that can reduce energy consumption and be CPA resistant. Many existing adiabatic logic families use a 4-phase clocking scheme which pays a large area penalty. Thus, in this paper, we propose 2-EE-SPFAL, a 2-phase clocking scheme implementation of an existing adiabatic family known as EE-SPFAL. We explore 2-phase sinusoidal waves in terms of energy efficiency and security. To demonstrate energy savings and security against CPA attacks we construct one round of PRESENT-80 in both CMOS and 2-EE-SPFAL. Simulations were conducted using 45nm technology in Cadence Spectre. At 12.5MHz, our results show an average energy saving of 50% between CMOS and 2-EE-SPFAL. Furthermore, we performed a CPA attack on both the CMOS and 2-EE-SPFAL implementation and determined that the CMOS key could be retrieved while the adiabatic key was kept hidden.more » « less
-
null (Ed.)Smart consumer electronic devices are mostly area constrained and operate on a limited battery supply and therefore, have tight energy budgets. Lightweight Cryptography (LWC) such as PRESENT-80 allows for minimal area usage and low energy for secure operations. However, CMOS implemented LWCs are vulnerable to side-channel attacks such as Correlation Power Analysis (CPA). Adiabatic Logic is an emerging circuit design technique that can reduce energy consumption and be CPA resistant. Many existing adiabatic logic families use a 4-phase clocking scheme which pays a large area penalty. Thus, in this article, we introduce 2-EESPFAL, a 2-phase clocking scheme implementation of an existing adiabatic family known as EE-SPFAL. To show the applicability of 2-EE-SPFAL, we construct a 2-phase clock generator that remains energy efficient and secure. From 100 kHz to 25 MHz, our results show an average energy saving of 76.5% to 21.3% between CMOS and 2-EE-SPFAL. As a case study, we performed a CPA attack on both the CMOS and 2-EE-SPFAL implementation of PRESENT-80 and determined that the CMOS key could be retrieved while the adiabatic key was kept hidden.more » « less
-
more » « less
Abstract As the energy and hardware investments necessary for conventional high‐precision digital computing continue to explode in the era of artificial intelligence (AI), a change in paradigm that can trade precision for energy and resource efficiency is being sought for many computing applications. Stochastic computing (SC) is an attractive alternative since, unlike digital computers, which require many logic gates and a high transistor volume to perform basic arithmetic operations such as addition, subtraction, multiplication, sorting, etc., SC can implement the same using simple logic gates. While it is possible to accelerate SC using traditional silicon complementary metal–oxide–semiconductor (CMOS) technology, the need for extensive hardware investment to generate stochastic bits (s‐bits), the fundamental computing primitive for SC, makes it less attractive. Memristor and spin‐based devices offer natural randomness but depend on hybrid designs involving CMOS peripherals for accelerating SC, which increases area and energy burden. Here, the limitations of existing and emerging technologies are overcome, and a standalone SC architecture embedded in memory and based on 2D memtransistors is experimentally demonstrated. The monolithic and non‐von‐Neumann SC architecture occupies a small hardware footprint and consumes a miniscule amount of energy (<1 nJ) for both s‐bit generation and arithmetic operations, highlighting the benefits of SC.
