skip to main content


Title: A Two-Stage Cascaded Hybrid Switched-Capacitor DC-DC Converter with 96.9% Peak Efficiency Tolerating 0.6V/μs Input Slew Rate During Startup
Efficient high-conversion-ratio power delivery is needed for many portable computing applications which require sub-volt supply rails but operate from batteries or USB power sources. In such applications, the power management unit should have a small volume, area, and height while providing fast transient response. Past work has shown favorable performance of hybrid switched-capacitor (SC) converters to reduce the size of needed inductor(s), which can soft-charge high-density SC networks while supporting efficient voltage regulation [1-5]. However, the hybrid approach has its own challenges including balancing the voltage of the flying capacitor and achieving safe but fast startup. Rapid supply transients, including startup, can cause voltage stress on power switches if flying capacitors are not quickly regulated. Past approaches such as precharge networks [3] or fast balancing control [5] have startup times that are on the order of milliseconds. This paper presents a two-stage cascaded hybrid SC converter that features a fast transient response with automatic flying capacitor balancing for low-voltage applications (i.e., 5V:0.4 to 1.2V from a USB interface). The converter is nearly standalone and all gate drive supplies are generated internally. Measured results show a peak efficiency of 96.9%, <; 36mV under/overshoot for 1A/μs load transients, and self-startup time on the order of 10μs (over 100× faster than previous works).  more » « less
Award ID(s):
1822140
NSF-PAR ID:
10280420
Author(s) / Creator(s):
;
Date Published:
Journal Name:
IEEE International Solid- State Circuits Conference (ISSCC)
Page Range / eLocation ID:
256 - 258
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. Summary

    Inductive power transfer has become an emerging technology for its significant benefits in many applications, including mobile phones, laptops, electric vehicles, implanted bio‐sensors, and internet of things (IoT) devices. In modern applications, a direct current–direct current (DC–DC) converter is one of the essential components to regulate the output supply voltage for achieving the desired characteristics, that is, steady voltage with lower peak ripples. This paper presents a switched‐capacitor (SC) DC–DC converter using complementary architecture to provide a regulated DC voltage with an increased dynamic response. The proposed topology enhances the converter efficiency by decreasing the equivalent output resistance to half by connecting two symmetric SC single ladder converters. The proposed converter is designed using the standard 130‐nm BiCMOS process. The results show that the proposed architecture produces 327‐mV DC output with a rise time of 60.1 ns and consumes 3.449‐nW power for 1.0‐V DC supply. The output settling time is 43.6% lower than the single‐stage SC DC–DC converter with an input frequency of 200 MHz. The comparison results show that the proposed converter has a higher power conversion efficiency of 93.87%and a lower power density of 0.57 mW/mm2compared to the existing works.

     
    more » « less
  2. With the increasing complexity of highly integrated system on chips (SoCs), the power management system (PMS) is required to provide several power supplies efficiently for individual blocks. This paper presents a single-inductor multiple outputs (SIMO) an inductor-first hybrid converter that generates three outputs between 0.4V and 1.6V from a 1.8V input. The proposed multiple-output hybrid power stage can improve the conversion efficiency by reducing inductor current while extending the output voltage range compared with the existing hybrid topologies. In addition, the proposed converter employs an on-chip switched-capacitor power stage (SCPS) with a dual switching frequency technique, resulting in a fast response time, low cross-regulation, and reduced number of on-chip pads. Measurement results show that the converter achieves a peak efficiency of 87.5% with a maximum output current of 450mA. The converter is integrated with a fast voltage regulation loop with a 500MHz system clock to achieve less than 0.01mA/mV cross-regulation and a maximum 20mV overshoot at full-load transient response. The design is fabricated in the standard 180nm CMOS technology 
    more » « less
  3. This paper describes the topology, fundamental operations, and key characteristics of a Dual-Phase Multi-Inductor Hybrid (DP-MIH) Converter for Point of Load (POL) telecommunication and data center applications. The circuit topology employs a unique configuration of switched-inductor and capacitor pairs to achieve complete soft charging and native voltage balancing of flying capacitors regardless of mismatches and variations in capacitor and inductor values. The converter topology and its operation are verified by a five-level DP-MIH converter prototype capable of delivering maximum load of 100A at 1V-5V regulated output voltages from a 48V input supply. It achieves 90.9% peak efficiency and 440 w/in3 power density for 48V-to-1V conversion and 95.3% and 2200W/in3 for a 48V-to-5V conversion. 
    more » « less
  4. This paper presents a new dual inductor hybrid converter (DIHC) that is capable of efficient direct non-isolated DC-DC conversions with extremely large voltage conversion ratios. The converter employs two interleaved inductors and a switched-capacitor (SC) network to bring several significant topological benefits. Capacitance of the flying capacitors of this new topology can be optimally sized to achieve natural, complete soft-charging for all capacitors. This novel capacitor soft-charging feature is a key contribution of this work and can be exploited to overcome the limitations of conventional SC converters suffering from capacitor hard charging losses. The converter topology and its operation are verified in an 36-W converter prototype for 40-120V input to 0.9V-1.8V output up to 20A of current load that achieves peak efficiencies of 91.5% for 120V-to-1.8V and 87.3% for 120V-to-0.9V conversion. Its advantages and performance at extreme conversion ratios push the limit of point-of-load converters, reducing complexity and cost for bus voltage distributions, as well as enabling fewer conversion stages and thus higher efficiency for data centers and high-performance digital systems. 
    more » « less
  5. To improve the power delivery in System-on-Chips (SoCs), this paper proposes a single-input-multi-output (SIMO) hybrid converter to obtain fast response time, low cross-regulation, and 87% peak efficiency by using a multi-output hybrid power stage and dual-switching-frequency technique. The multiple-output hybrid power stage improves the conversion efficiency without sacrificing the output voltage range, and the dual-switching-frequency technique enhances the response time and cross-regulation performance. The proposed SIMO hybrid converter achieves 87.5% peak efficiency with an output voltage range from 0.4V to 1.6V for all outputs and a total maximum load current of 450mAAdditionally, it achieves less than 0.01mA/mV cross-regulation and less than 20mV overshoot at full-load step transient response. 
    more » « less