skip to main content

Attention:

The NSF Public Access Repository (NSF-PAR) system and access will be unavailable from 11:00 PM ET on Thursday, May 23 until 2:00 AM ET on Friday, May 24 due to maintenance. We apologize for the inconvenience.


Title: Performance Evaluation and Analysis for Resonant Switched Capacitor Converter
In this paper, a new method helps compare and analysis different topology is proposed. Also, a new method that can analyze and derive the minimum device power loss for the resonant switched capacitor topology is developed. By applying total semiconductor power loss index (TSLI), the optimum total die size needed for the specific topology with fixed power level and switching frequency can be calculated. Thus, the minimum device power loss can be reached at same time. Besides, TSLI can also help to determine which topology has a lower semiconductor device power loss when operating under same condition.  more » « less
Award ID(s):
2006173
NSF-PAR ID:
10293592
Author(s) / Creator(s):
; ; ; ; ;
Date Published:
Journal Name:
2021 IEEE Applied Power Electronics Conference and Exposition (APEC)
Page Range / eLocation ID:
1889 to 1893
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. null (Ed.)
    Acoustic devices have played a major role in telecommunications for decades as the leading technology for filtering in RF and microwave frequencies. While filter requirements for insertion loss and bandwidth become more stringent, more functionality is desired for many applications to improve overall system level performance. For instance, a filter with non-reciprocal transmission can minimize losses due to mismatch and protect the source from reflections while also performing its filtering duties. A device such as this one was originally researched by scientists decades ago. These devices were based on the acoustoelectric effect where surface acoustic waves (SAW) traveling in the same direction are as drift carriers in a nearby semiconductor are amplified. While several experiments were successfully demonstrated in [1], [2], [3]. these devices suffered from extremely high operating electric fields and noise figure [4], [5]. In the past few years, new techniques have been developed for implementing non-reciprocal devices such as isolators and circulators without utilizing magnetic materials [6], [7], [8], [9]. The most popular technique has been spatio-temporal modulation (STM) where commutated clock signals synchronized with delay elements result in non-reciprocal transmission through the network. STM has also been adapted by researchers to create non-reciprocal filters. The work in [10] utilizes 4 clocks signals to obtain a non-reciprocal filter with an insertion loss of -6.6 dB an isolation of 25.4 dB. Another filter demonstrated in [11] utilizes 6 synchronized clock signals to obtain a non-reciprocal filter with an insertion loss of -5.6 dB and an Isolation of 20 dB. In this work, a novel non-reciprocal topology is explored with the use of only one modulation signal. The design is based on asymmetrical SAW delay lines with a parametric amplifier. The device can operate in two different modes: phase coherent mode and phase incoherent mode. In phase coherent mode, the device is capable of over +12 dB of gain and 20.2 dB of isolation. A unique feature of this mode is that the phase of the pump signal can be utilized to tune the frequency response of the filter. Under the phase-incoherent mode, the pump frequency remains constant and the device behaves as a normal filter with non-reciprocal transmission exhibiting over +7 dB of gain and 17.33 dB of isolation. While the tuning capability is lost in this mode, phase-coherence is no longer necessary so the device can be utilized in most filtering applications. 
    more » « less
  2. This paper presents two novel single-phase resonant multilevel modular boost inverters based on resonant switched capacitor cells and a partial power processed voltage regulator. Compared with other multilevel boost inverters applied in PV systems, one remarkable advantage of the proposed topologies is that the bulky AC filtering inductor is replaced by a smaller-size one in the partial power processed buck converter. Constant duty cycle PWM method is attractive for the multilevel inverter controller design. GaN Enhancement Mode Power Transistors help both the modular resonant switched capacitor cells and the full-bridge unfolder be realized in a small size with high power density. The clamp capacitors in the resonant switched capacitor cells effectively alleviate the switch voltage spikes. These two inverter topologies are analyzed and simulated in PLECS. Simulation results verify the validity of boost inverter function. Stress analysis shows that the inverter has relatively small total normalized switch conduction power stress and total normalized switch stress ratio. Relative total semiconductor chip area comparison results reflect that the proposed topology achieves more efficient semiconductor utilization compared with typical non-resonant multilevel modular switched capacitor boost inverters. Test results indicate that the proposed topology can be used for single-phase non-isolated PV boost inverter applications with small ground leakage current, high voltage conversion ratio, small volume and potential high efficiency. 
    more » « less
  3. Graphs/Networks are common in real-world applications where data have rich content and complex relationships. The increasing popularity also motivates many network learning algorithms, such as community detection, clustering, classification, and embedding learning, etc.. In reality, the large network volumes often hider a direct use of learning algorithms to the graphs. As a result, it is desirable to have the flexibility to condense a network to an arbitrary size, with well-preserved network topology and node content information. In this paper, we propose a graph compression network (GEN) to achieve network compression and embedding at the same time. Our theme is to leverage the network topology to find node mappings, such that densely connected nodes, including their node content, are compressed as a new node, with a latent vector (i.e. embedding) being learned to represent the compressed node. In addition to compression learning, we also develop a novel encoding-decoding framework, using feature diffusion process, to "decompress" the condensed network. Different from traditional graph convolution which uses direct-neighbor message passing, our decompression advocates high-order message passing within compressed nodes to learning feature representation for all nodes in the network. A unique strength of GEN is that it leverages the graph neural network principle to learn mapping automatically, so one can compress a network to an arbitrary size, and also decompress it to the original node space with minimum information loss. Experiments and comparisons confirm that GEN can automatically find clusters and communities, and compress them as new nodes. Results also show that GEN achieves improved performance for numerous tasks, including graph classification and node clustering. 
    more » « less
  4. Abstract

    Rapid advances in the semiconductor industry, driven largely by device scaling, are now approaching fundamental physical limits and face severe power, performance, and cost constraints. Multifunctional materials and devices may lead to a paradigm shift toward new, intelligent, and efficient computing systems, and are being extensively studied. Herein examines how, by controlling the internal ion distribution in a solid‐state film, a material's chemical composition and physical properties can be reversibly reconfigured using an applied electric field, at room temperature and after device fabrication. Reconfigurability is observed in a wide range of materials, including commonly used dielectric films, and has led to the development of new device concepts such as resistive random‐access memory. Physical reconfigurability further allows memory and logic operations to be merged in the same device for efficient in‐memory computing and neuromorphic computing systems. By directly changing the chemical composition of the material, coupled electrical, optical, and magnetic effects can also be obtained. A survey of recent fundamental material and device studies that reveal the dynamic ionic processes is included, along with discussions on systematic modeling efforts, device and material challenges, and future research directions.

     
    more » « less
  5. This paper presents a power-efficient complementary metal-oxide-semiconductor (CMOS) neural signal-recording read-out circuit for multichannel neuromodulation implants. The system includes a neural amplifier and a successive approximation register analog-to-digital converter (SAR-ADC) for recording and digitizing neural signal data to transmit to a remote receiver. The synthetic neural signal is generated using a LabVIEW myDAQ device and processed through a LabVIEW GUI. The read-out circuit is designed and fabricated in the standard 0.5 μμm CMOS process. The proposed amplifier uses a fully differential two-stage topology with a reconfigurable capacitive-resistive feedback network. The amplifier achieves 49.26 dB and 60.53 dB gain within the frequency bandwidth of 0.57–301 Hz and 0.27–12.9 kHz to record the local field potentials (LFPs) and the action potentials (APs), respectively. The amplifier maintains a noise–power tradeoff by reducing the noise efficiency factor (NEF) to 2.53. The capacitors are manually laid out using the common-centroid placement technique, which increases the linearity of the ADC. The SAR-ADC achieves a signal-to-noise ratio (SNR) of 45.8 dB, with a resolution of 8 bits. The ADC exhibits an effective number of bits of 7.32 at a low sampling rate of 10 ksamples/s. The total power consumption of the chip is 26.02 μμW, which makes it highly suitable for a multi-channel neural signal recording system. 
    more » « less