skip to main content

This content will become publicly available on September 1, 2023

Title: Ga + -focused ion beam damage in n-type Ga 2 O 3
Focused Ga + ion milling of lightly Si-doped, n-type Ga 2 O 3 was performed with 2–30 kV ions at normal incidence and beam currents that were a function of beam voltage, 65 nA for 30 kV, 26 nA for 10 kV, 13 nA for 5 kV, and 7.1 nA for 2 kV, to keep the milling depth constant at 100 nm. Approximate milling rates were 15, 6, 2.75, and 1.5  μm 3 /s for 30, 10, 5, and 2 kV, respectively. The electrical effects of the ion damage were characterized by Schottky barrier height and diode ideality factor on vertical rectifier structures comprising 10  μm epitaxial n-Ga 2 O 3 on n + Ga 2 O 3 substrates, while the structural damage was imaged by transmission electron microscopy. The reverse bias leakage was largely unaffected even by milling at 30 kV beam energy, while the forward current-voltage characteristics showed significant deterioration at 5 kV, with an increase in the ideality factor from 1.25 to 2.25. The I–V characteristics no longer showed rectification for the 30 kV condition. Subsequent annealing up to 400 °C produced substantial recovery of the I–V characteristics for all beam energies and was sufficient to restore the initial ideality factor completely for beam energies up to 5 kV. Even the 30 kV-exposed more » rectifiers showed a recovery of the ideality factor to 1.8. The surface morphology of the ion-milled Ga 2 O 3 was smooth even at 30 kV ion energy, with no evidence for preferential sputtering of the oxygen. The surface region was not amorphized by extended ion milling (35 min) at 5 kV with the samples held at 25 °C, as determined by electron diffraction patterns, and significant recovery of the lattice order was observed after annealing at 400 °C. « less
Authors:
; ; ; ; ;
Award ID(s):
1856662 2015795
Publication Date:
NSF-PAR ID:
10348006
Journal Name:
Journal of Vacuum Science & Technology A
Volume:
40
Issue:
5
Page Range or eLocation-ID:
053403
ISSN:
0734-2101
Sponsoring Org:
National Science Foundation
More Like this
  1. High crystalline quality thick β-Ga2O3drift layers are essential for multi-kV vertical power devices. Low-pressure chemical vapor deposition (LPCVD) is suitable for achieving high growth rates. This paper presents a systematic study of the Schottky barrier diodes fabricated on four different Si-doped homoepitaxial β-Ga2O3thin films grown on Sn-doped (010) and (001) β-Ga2O3substrates by LPCVD with a fast growth rate varying from 13 to 21  μm/h. A higher temperature growth results in the highest reported growth rate to date. Room temperature current density–voltage data for different Schottky diodes are presented, and diode characteristics, such as ideality factor, barrier height, specific on-resistance, and breakdown voltage are studied. Temperature dependence (25–250 °C) of the ideality factor, barrier height, and specific on-resistance is also analyzed from the J–V–T characteristics of the fabricated Schottky diodes.

  2. The effects of downstream plasma exposure with O 2 , N 2 or CF 4 discharges on Si-doped Ga 2 O 3 Schottky diode forward and reverse current-voltage characteristics were investigated. The samples were exposed to discharges with rf power of 50 W plasma at a pressure of 400 mTorr and a fixed treatment time of 1 min to simulate dielectric layer removal, photoresist ashing or surface cleaning steps. Schottky contacts were deposited through a shadow mask after exposure to avoid any changes to the surface. A Schottky barrier height of 1.1 eV was obtained for the reference sample without plasma treatment, with an ideality factor of 1.0. The diodes exposed to CF 4 showed a 0.25 V shift from the I–V of the reference sample due to a Schottky barrier height lowering around 14%. The diodes showed a decrease of Schottky barrier height of 2.5 and 6.5% with O 2 or N 2 treatments, respectively. The effect of plasma exposure on the ideality factor of diodes treated with these plasmas was minimal; 0.2% for O 2 and N 2 , 0.3% for CF 4 , respectively. The reverse leakage currents were 1.2, 2.2 and 4.8 μ A cm −2more »for the diodes treated with O 2 , and CF 4 , and N 2 respectively. The effect of downstream plasma treatment on diode on-resistance and on-off ratio were also minimal. The changes observed are much less than caused by exposure to hydrogen-containing plasmas and indicate that downstream plasma stripping of films from Ga 2 O 3 during device processing is a relatively benign approach.« less
  3. The temperature-dependent behavior of on/off ratio and reverse recovery time in vertical heterojunction p-NiO/β n-Ga 2 O/n + Ga 2 O 3 rectifiers was investigated over the temperature range of 25–300 °C. The device characteristics in forward bias showed evidence of multiple current transport mechanisms and were found to be dependent on the applied bias voltages and temperatures. The on–off ratio decreased from 3 × 10 6 at 25 °C to 2.5 × 10 4 at 300 °C for switching to 100 V reverse bias. For 200  μm diameter rectifiers, the reverse recovery time of ∼21 ns was independent of temperature, with the I rr monotonically increasing from 15.1 mA at 25 °C to 25.6 mA at 250 °C and dropping at 300 °C. The dI/dt increased from 4.2 to 4.6 A/ μs over this temperature range. The turn-on voltage decreased from 2.9 V at 25 °C to 1.7 V at 300 °C. The temperature coefficient of breakdown voltage was negative and does not support the presence of avalanche breakdown in NiO/β-Ga 2 O 3 rectifiers. The energy loss during switching from 100 V was in the range 23–31  μJ over the temperature range investigated.
  4. The thermal stability of n/n + β -Ga 2 O 3 epitaxial layer/substrate structures with sputtered ITO on both sides to act as rectifying contacts on the lightly doped layer and Ohmic on the heavily doped substrate is reported. The resistivity of the ITO deposited separately on Si decreased from 1.83 × 10 −3 Ω.cm as-deposited to 3.6 × 10 −4 Ω.cm after 300 °C anneal, with only minor reductions at higher temperatures (2.8 × 10 −4 Ω.cm after 600 °C anneals). The Schottky barrier height also decreased with annealing, from 0.98 eV in the as-deposited samples to 0.85 eV after 500 °C annealing. The reverse breakdown voltage exhibited a negative temperature coefficient of −0.46 V.C −1 up to an annealing temperature of 400 °C and degraded faster at higher temperatures. Transmission Electron Microscopy showed significant reaction at the ITO and Ga 2 O 3 interface above 300 °C, with a very degraded contact stack after annealing at 500 °C.
  5. β-Ga 2 O 3 is an emerging ultra-wide bandgap semiconductor, holding a tremendous potential for power-switching devices for next-generation high power electronics. The performance of such devices strongly relies on the precise control of electrical properties of β-Ga 2 O 3 , which can be achieved by implantation of dopant ions. However, a detailed understanding of the impact of ion implantation on the structure of β-Ga 2 O 3 remains elusive. Here, using aberration-corrected scanning transmission electron microscopy, we investigate the nature of structural damage in ion-implanted β-Ga 2 O 3 and its recovery upon heat treatment with the atomic-scale spatial resolution. We reveal that upon Sn ion implantation, Ga 2 O 3 films undergo a phase transformation from the monoclinic β-phase to the defective cubic spinel [Formula: see text]-phase, which contains high-density antiphase boundaries. Using the planar defect models proposed for the [Formula: see text]-Al 2 O 3 , which has the same space group as β-Ga 2 O 3 , and atomic-resolution microscopy images, we identify that the observed antiphase boundaries are the {100}1/4 ⟨110⟩ type in cubic structure. We show that post-implantation annealing at 1100 °C under the N 2 atmosphere effectively recovers the β-phase; however, nano-sized voids retainedmore »within the β-phase structure and a [Formula: see text]-phase surface layer are identified as remanent damage. Our results offer an atomic-scale insight into the structural evolution of β-Ga 2 O 3 under ion implantation and high-temperature annealing, which is key to the optimization of semiconductor processing conditions for relevant device design and the theoretical understanding of defect formation and phase stability.« less