More Like this

1. Switching characteristics of W/Zr/HfO 2 /TiN ReRAM devices for multi-level cell non-volatile memory applications

   https://doi.org/10.1088/0268-1242/30/7/075002  

   Chen, Wenbo ; Lu, Wenchao ; Long, Branden ; Li, Yibo ; Gilmer, David ; Bersuker, Gennadi ; Bhunia, Swarup ; Jha, Rashmi ( June 2015 , Semiconductor Science and Technology)
2. Learning the sparsity for ReRAM: mapping and pruning sparse neural network for ReRAM based accelerator

   https://doi.org/10.1145/3287624.3287715  

   Lin, Jilan ; Zhu, Zhenhua ; Wang, Yu ; Xie, Yuan ( January 2019 , the 24th Asia and South Pacific Design Automation Conference)
3. LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures

   https://doi.org/10.1109/ISCAS51556.2021.9401295  

   Schaefer, Clemens JS ; Horeni, Mark ; Taheri, Pooria ; Joshi, Siddharth ( May 2021 , 2021 IEEE International Symposium on Circuits and Systems)

   null (Ed.)

   The increasingly central role of speech based human computer interaction necessitates on-device, low-latency, low-power, high-accuracy key word spotting (KWS). State-of-the-art accuracies on speech-related tasks have been achieved by long short-term memory (LSTM) neural network (NN) models. Such models are typically computationally intensive because of their heavy use of Matrix vector multiplication (MVM) operations. Compute-in-Memory (CIM) architectures, while well suited to MVM operations, have not seen widespread adoption for LSTMs. In this paper we adapt resistive random access memory based CIM architectures for KWS using LSTMs. We find that a hybrid system composed of CIM cores and digital cores achieves 90% test accuracy on the google speech data set at the cost of 25 uJ/decision. Our optimized architecture uses 5-bit inputs, and analog weights to produce 6-bit outputs. All digital computation are performed with 8-bit precision leading to a 3.7× improvement in computational efficiency compared to equivalent digital systems at that accuracy. 

   more » « less
4. GRAM: graph processing in a ReRAM-based computational memory

   https://doi.org/10.1145/3287624.3287711  

   Zhou, Minxuan ; Imani, Mohsen ; Gupta, Saransh ; Kim, Yeseong ; Rosing, Tajana ( January 2019 , IEEE Asia and South Pacific Design Automation Conference)
5. Cycle-to-Cycle Variation Suppression in ReRAM-Based AI Accelerators

   https://doi.org/10.1109/PAINE58317.2023.10317995  

   Fu, Jingyan ; Liao, Zhiheng ; Wang, Jinhui ( October 2023 , Proc. IEEE International Conference on Physical Assurance and Inspection of Electronics (PAINE'23))