skip to main content


Title: Large‐Area Heteroepitaxial Nanostructuring of Molecular Semiconductor Films for Enhanced Optoelectronic Response in Flexible Electronics
Abstract

Organized nano‐ and microstructures of molecular semiconductors display interesting optical and photonic properties, and enhanced charge carrier mobilities, as compared to disordered thin films. However, known directed‐growth and self‐organization strategies cannot create structured molecular heterojunctions and cannot be practically incorporated into existing device fabrication routines to create large‐area optoelectronic devices. Here, an ultrathin (<2 nm) seed layer of the compound coronene creates 1D nanostructures of an electron‐transporting molecule (IFD) is shown, which possesses an intrinsic proclivity to form disordered thin films in the absence of the seed layer. It is revealed that nanostructured IFD films exhibit enhanced light absorption and emission, and greater electron mobilities, as compared to amorphous counterparts. This seed layer strategy creates uniform IFD nanowires over large areas of up to 18 mm2at low processing temperatures. Notably, the coronene seed layer creates IFD nanowires when applied over either oxide surfaces or predeposited organic layers, meaning that this structuring approach can be integrated into diode manufacturing routines to realize large‐area flexible optoelectronic devices. Flexible organic light‐emitting diodes and fullerene‐free organic solar cells containing IFD nanowires in the photoactive layer to demonstrate that molecular nanostructures can lead to robust, large‐area device arrays on flexible substrates being fabricated.

 
more » « less
Award ID(s):
1706633
NSF-PAR ID:
10367956
Author(s) / Creator(s):
 ;  ;  
Publisher / Repository:
Wiley Blackwell (John Wiley & Sons)
Date Published:
Journal Name:
Advanced Functional Materials
Volume:
32
Issue:
22
ISSN:
1616-301X
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. In recent years, oxide electronics has emerged as one of the most promising new technologies for a variety of electrical and optoelectronic applications, including next-generation displays, solar cells, batteries, and photodetectors. Oxide electronics have a lot of potential because of their high carrier mobilities and ability to be manufactured at low temperatures. However, the preponderance of oxide semiconductors is n-type oxides, limiting present applications to unipolar devices and stifling the development of oxide-based bipolar devices like p-n diodes and complementary metal-oxide–semiconductors. We have contributed to oxide electronics, particularly on transition metal oxide semiconductors of which the cations include In, Zn, Sn and Ga. We have integrated these oxide semiconductors into thin film transistors (TFTs) as active channel layer in light of the unique combination of electronic and optical properties such as high carrier mobility (5-10 cm2/Vs), optical transparency in the visible regime (>~90%) and mild thermal budget processing (200-400°C). In this study, we achieved four different results. The first result is that unlike several previous reports on oxide p-n junctions fabricated exploiting a thin film epitaxial growth technique (known as molecular beam epitaxy, MBE) or a high-powered laser beam process (known as pulsed laser deposition, PLD) that requires ultra-high vacuum conditions, a large amount of power, and is limited for large-area processing, we demonstrate oxide-based heterojunction p-n diodes that consist of sputter-synthesized p-SnOx and n-IGZO of which the manufacturing routes are in-line with current manufacturing requirements. The second result is that the synthesized p-SnOx films are devoid of metallic Sn phases (i.e., Sn0 state) with carrier density tuneability and high carrier mobility (> 2 cm2/Vs). The third result is that the charge blocking performance of the metallurgical junction is significantly enhanced by the engineering of trap/defect density of n-IGZO, which is identified using photoelectron microscopy and valence band measurements. The last result is that the resulting oxide-based p-n heterojunction exhibits a high rectification ratio greater than 103 at ±3 V (highest among the sputter-processed oxide junctions), a low saturation current of ~2×10-10 A, and a small turn-on voltage of ~0.5 V. The outcomes of the current study are expected to contribute to the development of p-type oxides and their industrial device applications such as p-n diodes of which the manufacturing routes are in-line with the current processing requirements. 
    more » « less
  2. Heterogeneous self-assembly of III–V nanostructures on inert two-dimensional monolayer materials enables novel hybrid nanosystems with unique properties that can be exploited for low-cost and low-weight flexible optoelectronic and nanoelectronic device applications. Here, the pseudo-van der Waals epitaxy (vdWE) growth parameter space for heterogeneous integration of InAs nanowires (NWs) with continuous films of single layer graphene (SLG) via metalorganic chemical vapor deposition (MOCVD) is investigated. The length, diameter, and number density of NWs, as well as areal coverage of parasitic islands, are quantified as functions of key growth variables including growth temperature, V/III ratio, and total flow rate of metalorganic and hydride precursors. A compromise between self-assembly of high aspect ratio NWs comprising high number density arrays and simultaneous minimization of parasitic growth coverage is reached under a selected set of optimal growth conditions. Exploration of NW crystal structures formed under various growth conditions reveals that a characteristic polytypic and disordered lattice is invariant within the explored parameter space. A growth evolution study reveals a gradual reduction in both axial and radial growth rates within the explored timeframe for the optimal growth conditions, which is attributed to a supply-limited competitive growth regime. Two strategies are introduced for further growth optimization. Firstly, it is shown that the absence of a pre-growth in situ arsine surface treatment results in a reduction of parasitic island coverage by factor of ∼0.62, while NW aspect ratio and number densities are simultaneously enhanced. Secondly, the use of a two-step flow-modulated growth procedure allows for realization of dense fields of high aspect ratio InAs NWs. As a result of the applied studies and optimization of the growth parameter space, the highest reported axial growth rate of 840 nm min −1 and NW number density of ∼8.3 × 10 8 cm −2 for vdWE of high aspect ratio (>80) InAs NW arrays on graphitic surfaces are achieved. This work is intended to serve as a guide for vdWE of self-assembled III–V semiconductor NWs such as In-based ternary and quaternary alloys on functional two-dimensional monolayer materials, toward device applications in flexible optoelectronics and tandem-junction photovoltaics. 
    more » « less
  3. Abstract

    Here, a new approach to the layer‐by‐layer solution‐processed fabrication of organic/inorganic hybrid self‐assembled nanodielectrics (SANDs) is reported and it is demonstrated that these ultrathin gate dielectric films can be printed. The organic SAND component, named P‐PAE, consists of polarizable π‐electron phosphonic acid‐based units bound to a polymeric backbone. Thus, the new polymeric SAND (PSAND) can be fabricated either by spin‐coating or blade‐coating in air, by alternating P‐PAE, a capping reagent layer, and an ultrathin ZrOx layer. The new PSANDs thickness vary from 6 to 15 nm depending on the number of organic‐ZrOx bilayers, exhibit tunable film thickness, well‐defined nanostructures, large electrical capacitance (up to 558 nF cm−2), and good insulating properties (leakage current densities as low as 10−6A cm−2). Organic thin‐film transistors that are fabricated with representative p‐/n‐type organic molecular/polymeric semiconducting materials, function well at low voltages (<3.0 V). Furthermore, flexible TFTs fabricated with PSAND exhibit excellent mechanical flexibility and good stress stability, offering a promising route to low operating voltage flexible electronics. Finally, printable PSANDs are also demonstrated and afford TFTs with electrical properties comparable to those achieved with the spin‐coated PSAND‐based devices.

     
    more » « less
  4. Abstract

    The lamination of a high‐capacitance ion gel dielectric layer onto semiconducting carbon nanotube (CNT) thin‐film transistors (TFTs) that are bottom‐gated with a low‐capacitance polymer dielectric layer drastically reduces the operating voltage of the devices resulting from the capacitive coupling effect between the two dielectric layers sandwiching the CNT channel. As the CNT channel has a network structure, only a compact area of ion gel is required to make the capacitive coupling effect viable, unlike the planar channels of previously reported transistors that required a substantially larger area of ion gel dielectric layer to induce the coupling effect. The capacitively coupled CNT TFTs possess superlative electrical characteristics such as high carrier mobilities (42.0 cm2(Vs)−1for holes and 59.1 cm2(Vs)−1for electrons), steep subthreshold swings (160 mV dec−1for holes and 100 mV dec−1for electrons), and low gate leakage currents (<1 nA). These devices can be further integrated to form complex logic circuits on flexible substrates with high mechanical resilience. The layered geometry of the device coupled with scalable solution‐based fabrication has significant potential for large‐scale flexible electronics.

     
    more » « less
  5. The discovery of oxide electronics is of increasing importance today as one of the most promising new technologies and manufacturing processes for a variety of electronic and optoelectronic applications such as next-generation displays, batteries, solar cells, and photodetectors. The high potential use seen in oxide electronics is due primarily to their high carrier mobilities and their ability to be fabricated at low temperatures. However, since the majority of oxide semiconductors are n-type oxides, current applications are limited to unipolar devices, eventually developing oxide-based bipolar devices such as p-n diodes and complementary metal-oxide semiconductors. We have contributed to wide range of oxide semiconductors and their electronics and optoelectronic device applications. Particularly, we have demonstrated n-type oxide-based thin film transistors (TFT), integrating In2O3-based n-type oxide semiconductors from binary cation materials to ternary cation species including InZnO, InGaZnO (IGZO), and InAlZnO. We have suggested channel/metallization contact strategies to achieve stable TFT performance, identified vacancy-based native defect doping mechanisms, suggested interfacial buffer layers to promote charge injection capability, and established the role of third cation species on the carrier generation and carrier transport. More recently, we have reported facile manufacturing of p-type SnOx through reactive magnetron sputtering from a Sn metal target. The fabricated p-SnOx was found to be devoid of metallic phase of Sn from x-ray photoelectron spectroscopy and demonstrated stable performance in a fully oxide based p-n heterojunction together with n-InGaZnO. The oxide-based p-n junctions exhibited a high rectification ratio greater than 103 at ±3 V, a low saturation current of ~2x10-10, and a small turn-on voltage of -0.5 V. With all the previous achievements and investigations about p-type oxide semiconductors, challenges remain for implementing p-type oxide realization. For the implementation of oxide-based p-n heterojunctions, the performance needs to be further enhanced. The current on/off ration may be limited, in our device structure, due to either high reverse saturation current (or current density) or non-ideal performance. In this study, two rational strategies are suggested to introduce an “intrinsic” layer, which is expected to reduce the reverse saturation current between p-SnOx and n-IGZO and hence increase the on/off ratio. The carrier density of n-IGZO is engineered in-situ during the sputtering process, by which compositionally homogeneous IGZO with significantly reduced carrier density is formed at the interface. Then, higher carrier density IGZO is formed continuously on the lower carrier density IGZO during the sputtering process without any exposure of the sample to the air. Alternatively, heterogeneous oxides of MgO and SiO2 are integrated into between p-SnOx and n-IGZO, by which the defects on the surface can be passivated. The interfacial properties are thoroughly investigated using transmission electron microscopy and atomic force microscopy. The I-V characteristics are compared between the set of devices integrated with two types of “intrinsic” layers. The current research results are expected to contribute to the development of p-type oxides and their industrial application manufacturing process that meets current processing requirements, such as mass production in p-type oxide semiconductors. 
    more » « less