More Like this

1. To Stack or Not To Stack

   Afoakwa, Richard ; Lu, Lejie ; Wu, Hui ; Huang, Michael ( January 2019 , International conference on parallel architectures and compilation techniques)
2. The Taming of the Stack: Isolating Stack Data from Memory Errors

   Huang, Kaiming ; Huang, Yongzhe ; Payer, Mathias ; Qian, Zhiyun ; Sampson, Jack ; Tan, Gang ; Jaeger, Trent ( January 2022 , NDSS)
3. The Taming of the Stack: Isolating Stack Data from Memory Errors

   Huang, Kaiming ; Huang, Yongzhe ; Payer, Mathias ; Qian, Zhiyun ; Sampson, Jack ; Tan, Gang ; Jaeger, Trent ( April 2022 , Internet Society)
4. Efficient, High-Quality Stack Rearrangement

   https://doi.org/10.1109/LRA.2018.2800116  

   Han, Shuai D. ; Stiffler, Nicholas M. ; Bekris, Kostas E. ; Yu, Jingjin ( July 2018 , IEEE Robotics and Automation Letters)
5. Understanding Host Network Stack Overheads

   Cai, Qizhe ; Chaudhary, Shubham ; Vuppalapati, Midhul ; Hwang, Jaehyun ; Agarwal, Rachit ( July 2021 , ACM SIGCOMM)

   null (Ed.)

   Traditional end-host network stacks are struggling to keep up with rapidly increasing datacenter access link bandwidths due to their unsustainable CPU overheads. Motivated by this, our community is exploring a multitude of solutions for future network stacks: from Linux kernel optimizations to partial hardware o!oad to clean-slate userspace stacks to specialized host network hardware. The design space explored by these solutions would bene"t from a detailed understanding of CPU ine#ciencies in existing network stacks. This paper presents measurement and insights for Linux kernel network stack performance for 100Gbps access link bandwidths. Our study reveals that such high bandwidth links, coupled with relatively stagnant technology trends for other host resources (e.g., core speeds and count, cache sizes, NIC bu$er sizes, etc.), mark a fundamental shift in host network stack bottlenecks. For instance, we "nd that a single core is no longer able to process packets at line rate, with data copy from kernel to application bu$ers at the receiver becoming the core performance bottleneck. In addition, increase in bandwidth-delay products have outpaced the increase in cache sizes, resulting in ine#cient DMA pipeline between the NIC and the CPU. Finally, we "nd that traditional loosely-coupled design of network stack and CPU schedulers in existing operating systems becomes a limiting factor in scaling network stack performance across cores. Based on insights from our study, we discuss implications to design of future operating systems, network protocols, and host hardware. 

   more » « less