Abstract Organic doping is widely used for defining the majority charge carriers of organic thin films, tuning the Fermi level, and improving and stabilizing the performance of organic light‐emitting diodes and organic solar cells. However, in contrast to inorganic semiconductors, the doping concentrations commonly used are quite high (in the wt% range). Such high concentrations not only limit the scope of doping in organic field‐effect transistors (OFETs), but also limit the doping process itself resulting in a low doping efficiency. Here, the mechanism of doping at ultralow doping concentrations is studied. Doped C60metal‐oxide‐semiconductor (MOS) junctions are used to study doping at the 100 ppm level. With the help of a small‐signal drift‐diffusion model, it is possible to disentangle effects of traps at the gate dielectric/organic semiconductor interface from effects of doping and to determine the doping efficiency and activation energy of the doping process. Doped C60OFETs with an ultralow operation voltage of 800 mV and an excellent on/off ratio of up to 107are realized. The devices have low subthreshold swing in the range of 80 mV dec−1and a large transconductance of up to 8 mS mm−1.
more »
« less
Doped N‐Type Organic Field‐Effect Transistors Based on Faux‐Hawk Fullerene
Abstract Faux‐hawk fullerenes are promising candidates for high‐performance organic field‐effect transistors (OFETs). They show dense molecular packing and high thermal stability. Furthermore, in contrast to most other C60derivates, functionalization of the fullerene core by the fluorinated group C6F4CF2does not increase their lowest unoccupied orbital position, which allows the use of air‐stable molecular n‐dopants to optimize their performance. The influence of n‐doping on the performance of OFETs based on the faux‐hawk fullerene 1,9‐C60(cyclo‐CF2(2‐C6F4)) (C60FHF) is studied. An analytic model for n‐doped transistors is presented and used to clarify the origin of the increase in the subthreshold swing usually observed in doped OFETs. It is shown that the increase in subthreshold swing can be minimized by using a bulk dopant layer at the gate dielectric/C60FHF layer instead of a mixed host:dopant layer. Following an optimization of the OFETs, an average electron mobility of 0.34 cm2 V−1 s−1, a subthreshold swing below 400 mV dec−1for doped transistors, and a contact resistance of 10 kΩ cm is obtained, which is among the best performance for fullerene based n‐type semiconductors.
more »
« less
- Award ID(s):
- 1709479
- PAR ID:
- 10461216
- Publisher / Repository:
- Wiley Blackwell (John Wiley & Sons)
- Date Published:
- Journal Name:
- Advanced Electronic Materials
- Volume:
- 5
- Issue:
- 6
- ISSN:
- 2199-160X
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract We report threshold voltage (VTH) control in ultrawide bandgap Al0.4Ga0.6N-channel metal oxide semiconductor heterostructure field-effect transistors using a high-temperature (300 °C) anneal of the high-kZrO2gate-insulator. Annealing switched the polarity of the fixed charges at the ZrO2/AlGaN interface from +5.5 × 1013cm−2to −4.2 × 1013cm−2, pinningVTHat ∼ (−12 V), reducing gate leakage by ∼103, and improving subthreshold swing 2× (116 mV decade−1). It also enabled the gate to repeatedly withstand voltages from −40 to +18 V, allowing the channel to be overdriven doubling the peak currents to ∼0.5 A mm−1.more » « less
-
Abstract The device concept of ferroelectric-based negative capacitance (NC) transistors offers a promising route for achieving energy-efficient logic applications that can outperform the conventional semiconductor technology, while viable operation mechanisms remain a central topic of debate. In this work, we report steep slope switching in MoS2transistors back-gated by single-layer polycrystalline PbZr0.35Ti0.65O3. The devices exhibit current switching ratios up to 8 × 106within an ultra-low gate voltage window of$$V_{{{\mathrm{g}}}} = \pm \! 0.5$$ V and subthreshold swing (SS) as low as 9.7 mV decade−1at room temperature, transcending the 60 mV decade−1Boltzmann limit without involving additional dielectric layers. Theoretical modeling reveals the dominant role of the metastable polar states within domain walls in enabling the NC mode, which is corroborated by the relation between SS and domain wall density. Our findings shed light on a hysteresis-free mechanism for NC operation, providing a simple yet effective material strategy for developing low-power 2D nanoelectronics.more » « less
-
Abstract Actinide diatomic molecules are ideal models to study elusive actinide multiple bonds, but most of these diatomic molecules have so far only been studied in solid inert gas matrices. Herein, we report a charged U≡N diatomic species captured in fullerene cages and stabilized by the U-fullerene coordination interaction. Two diatomic clusterfullerenes, viz. UN@Cs(6)-C82and UN@C2(5)-C82, were successfully synthesized and characterized. Crystallographic analysis reveals U-N bond lengths of 1.760(7) and 1.760(20) Å in UN@Cs(6)-C82and UN@C2(5)-C82. Moreover, U≡N was found to be immobilized and coordinated to the fullerene cages at 100 K but it rotates inside the cage at 273 K. Quantum-chemical calculations show a (UN)2+@(C82)2−electronic structure with formal +5 oxidation state (f1) of U and unambiguously demonstrate the presence of a U≡N bond in the clusterfullerenes. This study constitutes an approach to stabilize fundamentally important actinide multiply bonded species.more » « less
-
Abstract New deposition techniques for amorphous oxide semiconductors compatible with silicon back end of line manufacturing are needed for 3D monolithic integration of thin‐film electronics. Here, three atomic layer deposition (ALD) processes are compared for the fabrication of amorphous zinc tin oxide (ZTO) channels in bottom‐gate, top‐contact n‐channel transistors. As‐deposited ZTO films, made by ALD at 150–200 °C, exhibit semiconducting, enhancement‐mode behavior with electron mobility as high as 13 cm2V−1s−1, due to a low density of oxygen‐related defects. ZTO deposited at 200 °C using a hybrid thermal‐plasma ALD process with an optimal tin composition of 21%, post‐annealed at 400 °C, shows excellent performance with a record high mobility of 22.1 cm2V–1s–1and a subthreshold slope of 0.29 V dec–1. Increasing the deposition temperature and performing post‐deposition anneals at 300–500 °C lead to an increased density of the X‐ray amorphous ZTO film, improving its electrical properties. By optimizing the ZTO active layer thickness and using a high‐kgate insulator (ALD Al2O3), the transistor switching voltage is lowered, enabling electrical compatibility with silicon integrated circuits. This work opens the possibility of monolithic integration of ALD ZTO‐based thin‐film electronics with silicon integrated circuits or onto large‐area flexible substrates.more » « less
An official website of the United States government
