skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: Wafer particle inspection technique using computer vision based on a color space transform model
The preparation of defect-free wafers serves as a critical stage prior to fabrication of devices or chips as it is not possible to pattern any devices or chips on a defected wafer. Throughout the semiconductor process, various defects are introduced, including random particles that necessitate accurate identification and control. In order to effectively inspect particles on wafers, this study introduces a wafer particle inspection technique that utilizes computer vision based on HSV (hue-saturation-value) color space transformation models to detect and to classify different particles by types. Artificially generated particle images based on their color properties were used to verify HSV color space models of each particle and to demonstrate how the proposed method efficiently classifies particles by their types with minimum crosstalk. A high-resolution microscope consisting of an imaging system, illumination system, and spectrometer was developed for the experimental validation. Micrometer-scale particles of three different types were randomly placed on the wafers, and the images were collected under the exposed white light illumination. The obtained images were analyzed and segmented by particle types based on pre-developed HSV color space models specified for each particle type. By employing the proposed method, the presence of particles on wafers can be accurately detected and classified. It is expected to inspect and classify various wafer particles in the defect binning process.  more » « less
Award ID(s):
2124999
PAR ID:
10469297
Author(s) / Creator(s):
; ; ;
Publisher / Repository:
The International Journal of Advanced Manufacturing Technology
Date Published:
Journal Name:
The International Journal of Advanced Manufacturing Technology
Volume:
127
Issue:
11-12
ISSN:
0268-3768
Page Range / eLocation ID:
5063 to 5071
Subject(s) / Keyword(s):
Wafer metrology and inspection · Particle inspection · Color space transform · Hue-saturation-value (HSV)
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; ; ; ; ; (, Journal of Manufacturing Science and Engineering)
    In smart manufacturing, semiconductors play an indispensable role in collecting, processing, and analyzing data, ultimately enabling more agile and productive operations. Given the foundational importance of wafers, the purity of a wafer is essential to maintain the integrity of the overall semiconductor fabrication. This study proposes a novel automated visual inspection (AVI) framework for scrutinizing semiconductor wafers from scratch, capable of identifying defective wafers and pinpointing the location of defects through autonomous data annotation. Initially, this proposed methodology leveraged a texture analysis method known as gray-level co-occurrence matrix (GLCM) that categorized wafer images—captured via a stroboscopic imaging system—into distinct scenarios for high- and low-resolution wafer images. GLCM approaches further allowed for a complete separation of low-resolution wafer images into defective and normal wafer images, as well as the extraction of defect images from defective low-resolution wafer images, which were used for training a convolutional neural network (CNN) model. Consequently, the CNN model excelled in localizing defects on defective low-resolution wafer images, achieving an F1 score—the harmonic mean of precision and recall metrics—exceeding 90.1%. In high-resolution wafer images, a background subtraction technique represented defects as clusters of white points. The quantity of these white points determined the defectiveness and pinpointed locations of defects on high-resolution wafer images. Lastly, the CNN implementation further enhanced performance, robustness, and consistency irrespective of variations in the ratio of white point clusters. This technique demonstrated accuracy in localizing defects on high-resolution wafer images, yielding an F1 score greater than 99.3%. 
    more » « less
  2. ; ; ; (, Journal of Manufacturing Science and Engineering)
    Abstract This paper introduces a novel wafer-edge quality inspection method based on analysis of curved-edge diffractive fringe patterns, which occur when light is incident and diffracts around the wafer edge. The proposed method aims to identify various defect modes at the wafer edges, including particles, chipping, scratches, thin-film deposition, and hybrid defect cases. The diffraction patterns formed behind the wafer edge are influenced by various factors, including the edge geometry, topography, and the presence of defects. In this study, edge diffractive fringe patterns were obtained from two approaches: (1) a single photodiode collected curved-edge interferometric fringe patterns by scanning the wafer edge and (2) an imaging device coupled with an objective lens captured the fringe image. The first approach allowed the wafer apex characterization, while the second approach enabled simultaneous localization and characterization of wafer quality along two bevels and apex directions. The collected fringe patterns were analyzed by both statistical feature extraction and wavelet transform; corresponding features were also evaluated through logarithm approximation. In sum, both proposed wafer-edge inspection methods can effectively characterize various wafer-edge defect modes. Their potential lies in their applicability to online wafer metrology and inspection applications, thereby contributing to the advancement of wafer manufacturing processes. 
    more » « less
  3. ; ; ; ; ; ; (, Scientific Reports)
    Abstract The field of integrated photonics has advanced rapidly due to wafer-scale fabrication, with integrated-photonics platforms and fabrication processes being demonstrated at both infrared and visible wavelengths. However, these demonstrations have primarily focused on fabrication processes on silicon substrates that result in rigid photonic wafers and chips, which limit the potential application spaces. There are many application areas that would benefit from mechanically-flexible integrated-photonics wafers, such as wearable healthcare monitors and pliable displays. Although there have been demonstrations of mechanically-flexible photonics fabrication, they have been limited to fabrication processes on the individual device or chip scale, which limits scalability. In this paper, we propose, develop, and experimentally characterize the first 300-mm wafer-scale platform and fabrication process that results in mechanically-flexible photonic wafers and chips. First, we develop and describe the 300-mm wafer-scale CMOS-compatible flexible platform and fabrication process. Next, we experimentally demonstrate key optical functionality at visible wavelengths, including chip coupling, waveguide routing, and passive devices. Then, we perform a bend-durability study to characterize the mechanical flexibility of the photonic chips, demonstrating bending a single chip 2000 times down to a bend diameter of 0.5 inch with no degradation in the optical performance. Finally, we experimentally characterize polarization-rotation effects induced by bending the flexible photonic chips. This work will enable the field of integrated photonics to advance into new application areas that require flexible photonic chips. 
    more » « less
  4. ; ; (, Optics Express)
    Photonic integrated circuits (PICs) are vital for developing affordable, high-performance optoelectronic devices that can be manufactured at an industrial scale, driving innovation and efficiency in various applications. Optical loss of modes in thin film waveguides and devices is a critical measure of their performance. Thin film growth, lithography, masking, and etching processes are imperfect processes that introduce significant sidewall and top-surface roughness and cause dominating optical losses in waveguides and photonic structures. This roughness, as perturbations couple light from guided to far-field radiation modes, leads to scattering losses that can be estimated from theoretical models. Typically, with UV-based lithography, sidewall roughness is significantly larger than wafer-top surface roughness. Atomic force microscopy (AFM) imaging measurement gives a 3D and high-resolution roughness profile, but the measurement is inconvenient, costly, and unscalable for large-scale PICs and at wafer-scale. Here, we evaluate the sidewall roughness profile based on 2D high-resolution scanning electron microscope (SEM) imaging. We characterized the loss on two homemade nitride and oxide films on 3-inch silicon wafers with 12 waveguide devices on each and correlated the scattering loss estimated from a 2D image-based sidewall profile and theoretical Payne model. The lowest loss of guided fundamental transverse electric (TE0) mode is found at 0.075 dB/cm at 633 nm across 24 devices, a record at visible wavelength. Our work shows 100% success (edge continuity span exceeding 95% of image width/height) in edge detection in image processing of all images to estimate autocorrelation function and optical mode loss. These demonstrations offer valuable insights into waveguide sidewall roughness and a comparison of experimental and 2D SEM image processing based loss estimations with applications in loss characterization at wafer-scale PICs. 
    more » « less
  5. ; ; ; ; (, Journal of Manufacturing Science and Engineering)
    Abstract Surface defect identification is a crucial task in many manufacturing systems, including automotive, aircraft, steel rolling, and precast concrete. Although image-based surface defect identification methods have been proposed, these methods usually have two limitations: images may lose partial information, such as depths of surface defects, and their precision is vulnerable to many factors, such as the inspection angle, light, color, noise, etc. Given that a three-dimensional (3D) point cloud can precisely represent the multidimensional structure of surface defects, we aim to detect and classify surface defects using a 3D point cloud. This has two major challenges: (i) the defects are often sparsely distributed over the surface, which makes their features prone to be hidden by the normal surface and (ii) different permutations and transformations of 3D point cloud may represent the same surface, so the proposed model needs to be permutation and transformation invariant. In this paper, a two-step surface defect identification approach is developed to investigate the defects’ patterns in 3D point cloud data. The proposed approach consists of an unsupervised method for defect detection and a multi-view deep learning model for defect classification, which can keep track of the features from both defective and non-defective regions. We prove that the proposed approach is invariant to different permutations and transformations. Two case studies are conducted for defect identification on the surfaces of synthetic aircraft fuselage and the real precast concrete specimen, respectively. The results show that our approach receives the best defect detection and classification accuracy compared with other benchmark methods. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email