An official website of the United States government
The size of transistors has drastically reduced over the years. Interconnects have likewise also been scaled down. Today, conventional copper (Cu)-based interconnects face a significant impediment to further scaling since their electrical conductivity decreases at smaller dimensions, which also worsens the signal delay and energy consumption. As a result, alternative scalable materials such as semi-metals and 2D materials were being investigated as potential Cu replacements. In this paper, we experimentally showed that CoPt can provide better resistivity than Cu at thin dimensions and proposed hybrid poly-Si with a CoPt coating for local routing in standard cells for compactness. We evaluated the performance gain for DRAM/eDRAM, and area vs. performance trade-off for D-Flip-Flop (DFF) using hybrid poly-Si with a thin film of CoPt. We gained up to a 3-fold reduction in delay and a 15.6% reduction in cell area with the proposed hybrid interconnect. We also studied the system-level interconnect design using NbAs, a topological semi-metal with high electron mobility at the nanoscale, and demonstrated its advantages over Cu in terms of resistivity, propagation delay, and slew rate. Our simulations revealed that NbAs could reduce the propagation delay by up to 35.88%. We further evaluated the potential system-level performance gain for NbAs-based interconnects in cache memories and observed an instructions per cycle (IPC) improvement of up to 23.8%.
more »
« less
Multi‐Objective Optimization for Rapid Identification of Novel Compound Metals for Interconnect Applications
Interconnect materials play the critical role of routing energy and information in integrated circuits. However, established bulk conductors, such as copper, perform poorly when scaled down beyond 10 nm, limiting the scalability of logic devices. Here, a multi‐objective search is developed, combined with first‐principles calculations, to rapidly screen over 15,000 materials and discover new interconnect candidates. This approach simultaneously optimizes the bulk electronic conductivity, surface scattering time, and chemical stability using physically motivated surrogate properties accessible from materials databases. Promising local interconnects are identified that have the potential to outperform ruthenium, the current state‐of‐the‐art post‐Cu material, and also semi‐global interconnects with potentially large skin depths at the GHz operation frequency. The approach is validated on one of the identified candidates, CoPt, using both ab initio and experimental transport studies, showcasing its potential to supplant Ru and Cu for future local interconnects.
more »
« less
- Award ID(s):
- 1922312
- PAR ID:
- 10512604
- Publisher / Repository:
- Small
- Date Published:
- Journal Name:
- Small
- ISSN:
- 1613-6810
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract Electromigration in metal interconnects remains a significant challenge in the continued scaling of integrated circuits towards ever‐smaller single‐nanometer nodes. Conventional damascene architectures of barrier/liner layers and conducting metal cause inevitable compromises between device performance and feature dimensions. In contrast to contemporary barrier/liner materials (e.g., Co, Ta, and Ru), an ultrathin passivation layer that can effectively mitigate electromigration is needed. At the ultimate atomically‐thin limit, 2D materials are promising candidates given their exceptional mechanical properties and impermeability. Here, a facile and effective approach is presented to mitigating electromigration in copper (Cu) interconnects via passivation with insulating monolayer 2D hexagonal boron nitride (hBN). The hBN‐passivated Cu interconnects, compared to otherwise identical but bare Cu interconnects, exhibit on average a >20% higher breakdown current density and a >2600% longer lifetime (at a high current density of 5.4 × 107A cm−2). Post‐mortem metrology elucidates uniform conformal contact between the hBN‐passivated Cu interface and common failure features due to electromigration.more » « less
-
The resistivity scaling of copper (Cu) interconnects with decreasing dimensions remains a major challenge in the downscaling of integrated circuits. Molybdenum phosphide (MoP) is a triple-point topological semimetal (TSM) with low resistivity and high carrier density. With the presence of topologically protected surface states that should be defect-tolerant and electron backscatter forbidden, MoP nanowires have shown promising resistivity values compared to Cu interconnects at the nanometer scale. In this work, using template-assisted chemical vapor conversion and standard fabrication techniques that are industry-adoptable, we report the fabrication of porous but highly crystalline MoP narrow lines with controlled sizes and dimensions. We examine the influence of porosity, thickness, and cross-section area on the resistivity values of the fabricated MoP lines to further test the feasibility of MoP for interconnect applications. Our work presents a facile approach to synthesizing TSM nanowires with different dimensions and cross sections, enabling experimental investigations of their predicted unconventional resistivity scaling behavior. Finally, our results provide insight into the effects of porosity on the resistivity of these materials on the nanometer scale.more » « less
-
This work presents an analytical approach for analyzing electromigration (EM) in modern technologies that use copper dual damascene (Cu DD) interconnects. In these technologies, due to design rule and methodology constraints, wires are typically laid out unidirectionally in each metal layer; since EM in Cu DD interconnects do not cross layer boundaries, the problem reduces to one of analyzing EM in multisegment interconnect lines. In contrast with traditional empirical methodologies, our approach is based on physics-based modeling, directly solving the differential equations that model EM-induced stress. This article places a focus on interconnect lines, for reasons described above, and introduces the new concept of boundary reflections of stress flux that ascribes a physical (wave-like) analogy to the transient stress behavior in a finite multisegment line. This framework is used to derive analytical expressions of transient EM stress for lines with any number of segments, which can also be tailored to include the appropriate number of terms for any desired level of accuracy. The approach is applied to both the nucleation phase and the postvoiding phase on large power grid benchmarks. These experiments demonstrate excellent accuracy as compared to accurate numerical solution, as well as linear complexity with the number of segments for evaluating stress at a specified point and time.more » « less
-
Copper (Cu) interconnects are an increasingly important bottleneck in integrated circuits due to energy consumption and latency caused by the notable increase in Cu resistivity as dimensions decrease, primarily due to electron scattering at surfaces. Herein, the potential of a directional conductor, PtCoO2, which has a low bulk resistivity and a distinctive anisotropic structure that mitigates electron surface scattering is showcased. Thin films of PtCoO2of various thicknesses are synthesized by molecular beam epitaxy (MBE) coupled with a postdeposition annealing process and the superior quality of PtCoO2films is demonstrated by multiple characterization techniques. The thickness‐dependent resistivity curve illustrates that PtCoO2significantly outperforms effective Cu (Cu with TaN barriers) and Ru in resistivity below 20.0 nm with a more than 6x reduction compared to effective Cu below 6.0 nm, having a value of only 6.32 μΩ cm at 3.3 nm. It is determined that grain boundary scattering can still be improved for even lower resistivities in this material system through a combination of experiments and theoretical simulations. PtCoO2is therefore a highly promising alternative material for future interconnect technologies promising lower resistivities, better stability, and significant improvements in energy efficiency and latency for advanced integrated circuits.more » « less
- Free Publicly Accessible Full Text
-
Accepted Manuscript1.0
- Journal Article:
- https://doi.org/10.1002/smll.202308784
