skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: PanTera: RF-SoC Testbed using PYNQ Platform for 147 GHz SDR with 64 Mbps at up to 2 km
Sub-terahertz (THz) wireless communication links require low-SWaP (size, weight, and power) software defined radio (SDR) modems to achieve efficient and reliable data transmission. This research presents the design, development, and experimentation of an SDR system operating in the 135-150 GHz frequency range, utilizing simple I/Q modulation techniques such as differential binary phase shift keying (DBPSK). The system integrates advanced components, including Virginia Diodes (VDI) 110-170 GHz compact upconverter (CCU) and compact downconverter (CCD), high-gain lens horn antennas from Anteral (40 dBi), and the Xilinx RF-SoC ZCU-111 for real time DSP. A 500 MHz IF is implemented on RF-SoC with baseband bandwidth 64 MHz and data rate 64 Mbps via DBPSK modulation. For 20 dBm transmit power at 147 GHz, the nearfield SNR was measured to be 55 dB at 1m lens-to-lens separation for a baseband of 64 MHz. Simulation models of propagation predict 64 Mbps is possibly viable at up to 2 km in a point-to-point connection for a BER of < 10−3. The SDR was realized on the Xilinx PYNQ platform, offering a user-friendly interface while being adaptable to high data rate applications. This digital design is particularly suited for deployment in scenarios such as vehicle-to-vehicle communication, backhaul networks, and data center level interconnects. The research explored challenges related to synchronization, signal integrity, and environmental sensitivity, which are critical for maintaining reliable communication in a 147 GHz channel. A real-time text messaging application demonstrated correct operation of the PYNQ modem.  more » « less
Award ID(s):
2216332
PAR ID:
10614811
Author(s) / Creator(s):
; ; ;
Publisher / Repository:
IEEE
Date Published:
ISBN:
979-8-3503-7423-0
Page Range / eLocation ID:
111 to 116
Format(s):
Medium: X
Location:
Washington, DC, USA
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; ; ; ; ; (, IEEE Xplore)
    Wireless links at sub-THz bands require low-SWaP SDR modems. We report early design experimentation of an SDR operating in the 130–150 GHz band, with ASK/BPSK/QPSK modulation on I/Q channels, at a maximum data rate of 128 Mbps. The design utilizes 110–170 GHz front-ends from Virginia Diodes, and Xilinx RF-SoC ZCU-111 for DSP operations. A 1 GHz baseband example at 145.5 GHz is provided. The experiment uses horn antennas with 21 dB gain. The SNR is about 40 dB without cross correlation gain in the detector which provides an additional 15 dB in link margin. Real-time bit rate of 128 Mbps is achieved. Example applications include vehicle-to-vehicle, vehicle-to-infrastructure, backhaul, device-to-aerostat. This paper provides a platform from which further design work will lead to increased data rate and/or range, and enhance security through encryption. Future designs will facilitate digital interfaces, such as, ethernet, AXI, PCIe and USB-C. 
    more » « less
  2. ; ; ; ; ; ; ; ; (, Proc. ACM MobiCom’21 Workshop on Wireless Network Testbeds, Experimental evaluation & CHaracterization (WiNTECH’21) (to appear))
    null (Ed.)
    While millimeter-wave (mmWave) wireless has recently gained tremendous attention with the transition to 5G, developing a broadly accessible experimental infrastructure will allow the research community to make significant progress in this area. Hence, in this paper, we present the design and implementation of various programmable and open-access 28/60 GHz software-defined radios (SDRs), deployed in the PAWR COSMOS advanced wireless testbed. These programmable mmWave radios are based on the IBM 28 GHz 64-element dual-polarized phased array antenna module (PAAM) subsystem board and the Sivers IMA 60 GHz WiGig transceiver. These front ends are integrated with USRP SDRs or Xilinx RF-SoC boards, which provide baseband signal processing capabilities. Moreover, we present measurements of the TX/RX beamforming performance and example experiments (e.g., real-time channel sounding and RFNoC-based 802.11ad preamble detection), using the mmWave radios. Finally, we discuss ongoing enhancement and development efforts focusing on these radios. 
    more » « less
  3. ; ; ; ; ; ; (, IEEE Space Hardware and Radio Conference (SPaRC))
    null (Ed.)
    Abstract: Communication systems of the future will require hundreds of independent spatial channels achieved through dense antenna arrays connected to digital signal processing software defined radios. The cost and complexity of data converters are a significant concern with systems having hundreds of antennas. This paper explores frequency division multiplexing as an approach for augmenting the baseband signals of multiple antenna channels such that a single ADC can sample a multitude of antennas in an array. The approach is equally applicable to both massive MIMO and mm-wave digital wireless arrays. An example design based on Xilinx RF SoC for combining 4 antenna channels at 28 GHz into a single ADC is provided. 
    more » « less
  4. (, 2019 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems (COMCAS))
    null (Ed.)
    This paper discusses early results associated with a fully-digital direct-conversion array receiver at 28 GHz. The proposed receiver makes use of commercial off-the-shelf (COTS) electronics, including the receiver chain. The design consists of a custom 28 GHz patch antenna sub-array providing gain in the elevation plane, with azimuthal plane beamforming provided by real-time digital signal processing (DSP) algorithms running on a Xilinx Radio Frequency System on Chip (RF SoC). The proposed array receiver employs element-wise fully-digital array processing that supports ADC sample rates up to 2 GS/second and up to 1 GHz of operating bandwidth per antenna. The RF mixed-signal data conversion circuits and DSP algorithms operate on a single-chip RFSoC solution installed on the Xilinx ZCU1275 prototyping platform. 
    more » « less
  5. ; ; ; ; ; ; (, IEEE 22nd International Workshop on Signal Processing Advances in Wireless Communications (SPAWC))
    All-digital basestation (BS) architectures for millimeter-wave (mmWave) massive multi-user multiple-input multiple-output (MU-MIMO), which equip each radio-frequency chain with dedicated data converters, have advantages in spectral efficiency, flexibility, and baseband-processing simplicity over hybrid analog-digital solutions. For all-digital architectures to be competitive with hybrid solutions in terms of power consumption, novel signal-processing methods and baseband architectures are necessary. In this paper, we demonstrate that adapting the resolution of the analog-to-digital converters (ADCs) and spatial equalizer of an all-digital system to the communication scenario (e.g., the number of users, modulation scheme, and propagation conditions) enables orders-of-magnitude power savings for realistic mmWave channels. For example, for a 256-BS-antenna 16-user system supporting 1 GHz bandwidth, a traditional baseline architecture designed for a 64-user worst-case scenario would consume 23 W in 28 nm CMOS for the ADC array and the spatial equalizer, whereas a resolution-adaptive architecture is able to reduce the power consumption by 6.7×. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email