2D native surface oxides formed on low melting temperature metals such as indium and gallium offer unique opportunities for fabricating high-performance flexible electronics and optoelectronics based on a new class of liquid metal printing (LMP). An inherent property of these Cabrera-Mott 2D oxides is their suboxide nature (e.g., In2O3−x), which leads high mobility LMP semiconductors to exhibit high electron concentrations (ne > 1019 cm−3) limiting electrostatic control. Binary alloying of the molten precursor can produce doped, ternary metal oxides such as In-X-O with enhanced electronic performance and greater bias-stress stability, though this approach demands a deeper understanding of the native oxides of alloys. This work presents an approach for hypoeutectic rapid LMP of crystalline InGaOx (IGO) at ultralow process temperatures (180 °C) beyond the state of the art to fabricate transistors with 10X steeper subthreshold slope and high mobility (≈18 cm2 Vs−1). Detailed characterization of IGO crystallinity, composition, and morphology, as well as measurements of its electronic density of states (DOS), show the impact of Ga-doping and reveal the limits of doping induced amorphization from hypoeutectic precursors. The ultralow process temperatures and compatibility with high-k Al2O3 dielectrics shown here indicate potential for 2D IGO to drive low-power flexible transparent electronics.
more »
« less
This content will become publicly available on July 23, 2026
2D Amorphous Homojunction Transistors Exfoliated from Liquid Metals
Abstract Ultrathin 2D metal oxides are a high‐performance class of transparent conducting materials capable of overcoming the traditional limitations of inorganic flexible electronics. The low temperature, thermodynamically favorable synthesis of 2D oxides at liquid metal interfaces offers the potential for printing these materials over large areas at unprecedented speeds with sub‐nanometer scale precision. However, these native oxides are sub‐stoichiometric and highly conductive, so new strategies are needed that can precisely engineer the electrostatics and enhance stability. In this work, the crystalline vs. amorphous phase of 2D oxides is engineered via alloying of ternary In1‐ySnyOxand ultralow deposition temperatures (120–160 °C) are afforded by In‐Sn eutectics. This approach is extended to rapid assembly of nanoscale (3–5 nm per layer) vertical 2D homojunctions with electrostatically favorable grading from high density of states front channels to lower density of states back‐channels. Detailed materials characterization reveals how this platform enhances electron mobility while improving resilience under bias‐stress in metal oxide transistors. Devices based on amorphous 2D oxide homojunctions with high‐k sol‐gel ZrOxdielectrics achieve excellent electron mobility (30 cm2/V·s), steep switching (SS of 100 mV dec−1), Ion/offof 107and 10X reduced bias‐stress shifts, presenting an ideal strategy for high‐performance flexible oxide electronics.
more »
« less
- PAR ID:
- 10640337
- Publisher / Repository:
- Wiley Blackwell (John Wiley & Sons)
- Date Published:
- Journal Name:
- Advanced Functional Materials
- ISSN:
- 1616-301X
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract New deposition techniques for amorphous oxide semiconductors compatible with silicon back end of line manufacturing are needed for 3D monolithic integration of thin‐film electronics. Here, three atomic layer deposition (ALD) processes are compared for the fabrication of amorphous zinc tin oxide (ZTO) channels in bottom‐gate, top‐contact n‐channel transistors. As‐deposited ZTO films, made by ALD at 150–200 °C, exhibit semiconducting, enhancement‐mode behavior with electron mobility as high as 13 cm2V−1s−1, due to a low density of oxygen‐related defects. ZTO deposited at 200 °C using a hybrid thermal‐plasma ALD process with an optimal tin composition of 21%, post‐annealed at 400 °C, shows excellent performance with a record high mobility of 22.1 cm2V–1s–1and a subthreshold slope of 0.29 V dec–1. Increasing the deposition temperature and performing post‐deposition anneals at 300–500 °C lead to an increased density of the X‐ray amorphous ZTO film, improving its electrical properties. By optimizing the ZTO active layer thickness and using a high‐kgate insulator (ALD Al2O3), the transistor switching voltage is lowered, enabling electrical compatibility with silicon integrated circuits. This work opens the possibility of monolithic integration of ALD ZTO‐based thin‐film electronics with silicon integrated circuits or onto large‐area flexible substrates.more » « less
-
High-throughput printing-based fabrication has emerged as a key enabler of flexible electronics given its unique capability for low-cost integration of circuits based on printed thin film transistors (TFTs). Research in printing inorganic metal oxides has revealed the potential for fabricating oxide TFTs with an unmatched combination of high electron mobility and optical transparency. Here, we highlight recent developments in ink chemistry, printing physics, and material design for high-mobility metal oxide transistors. We consider ongoing challenges for this field that include lowering process temperatures, achieving high speed and high resolution printing, and balancing device performance with the need for high mechanical flexibility. Finally, we provide a roadmap for overcoming these challenges with emerging synthetic strategies for fabricating 2D oxides and complementary TFT circuits for flexible electronics.more » « less
-
Abstract The ongoing reduction in transistor sizes drives advancements in information technology. However, as transistors shrink to the nanometer scale, surface and edge states begin to constrain their performance. 2D semiconductors like transition metal dichalcogenides (TMDs) have dangling‐bond‐free surfaces, hence achieving minimal surface states. Nonetheless, edge state disorder still limits the performance of width‐scaled 2D transistors. This work demonstrates a facile edge passivation method to enhance the electrical properties of monolayer WSe2nanoribbons, by combining scanning transmission electron microscopy, optical spectroscopy, and field‐effect transistor (FET) transport measurements. Monolayer WSe2nanoribbons are passivated with amorphous WOxSeyat the edges, which is achieved using nanolithography and a controlled remote O2plasma process. The same nanoribbons, with and without edge passivation are sequentially fabricated and measured. The passivated‐edge nanoribbon FETs exhibit 10 ± 6 times higher field‐effect mobility than the open‐edge nanoribbon FETs, which are characterized with dangling bonds at the edges. WOxSeyedge passivation minimizes edge disorder and enhances the material quality of WSe2nanoribbons. Owing to its simplicity and effectiveness, oxidation‐based edge passivation could become a turnkey manufacturing solution for TMD nanoribbons in beyond‐silicon electronics and optoelectronics.more » « less
-
Abstract The emergence of memristive behavior in amorphous–crystalline 2D oxide heterostructures, which are synthesized by atomic layer deposition (ALD) of a few‐nanometer amorphous Al2O3layers onto atomically thin single‐crystalline ZnO nanosheets, is demonstrated. The conduction mechanism is identified based on classic oxygen vacancy conductive channels. ZnO nanosheets provide a 2D host for oxygen vacancies, while the amorphous Al2O3facilitates the generation and stabilization of the oxygen vacancies. The conduction mechanism in the high‐resistance state follows Poole–Frenkel emission, and in the the low‐resistance state is fitted by the Mott–Gurney law. From the slope of the fitting curve, the mobility in the low‐resistance state is estimated to be ≈2400 cm2V−1s−1, which is the highest value reported in semiconductor oxides. When annealed at high temperature to eliminate oxygen vacancies, Al is doped into the ZnO nanosheet, and the memristive behavior disappears, further confirming the oxygen vacancies as being responsible for the memristive behavior. The 2D heterointerface offers opportunities for new design of high‐performance memristor devices.more » « less
An official website of the United States government
