- Home
- Search Results
- Page 1 of 1
Search for: All records
-
Total Resources4
- Resource Type
-
0002000002000000
- More
- Availability
-
40
- Author / Contributor
- Filter by Author / Creator
-
-
Khalil, Waleed (4)
-
Ellicott, Samuel (3)
-
Kines, Michael (3)
-
Qi, Yu (2)
-
Asadizanjani, Navid (1)
-
Farahmandi, Farimah (1)
-
Forte, Domenic (1)
-
Kurtoglu, Abdullah (1)
-
Lavasani, Hossein Miri (1)
-
Miri Lavasani, Hossein (1)
-
Rahman, M. Sazadur (1)
-
Rahman, M. Tanjidur (1)
-
Tajik, Shahin (1)
-
Tehranipoor, Mark (1)
-
Wang, Huanyu (1)
-
#Tyler Phillips, Kenneth E. (0)
-
#Willis, Ciara (0)
-
& Abreu-Ramos, E. D. (0)
-
& Abramson, C. I. (0)
-
& Abreu-Ramos, E. D. (0)
-
- Filter by Editor
-
-
& Spizer, S. M. (0)
-
& . Spizer, S. (0)
-
& Ahn, J. (0)
-
& Bateiha, S. (0)
-
& Bosch, N. (0)
-
& Brennan K. (0)
-
& Brennan, K. (0)
-
& Chen, B. (0)
-
& Chen, Bodong (0)
-
& Drown, S. (0)
-
& Ferretti, F. (0)
-
& Higgins, A. (0)
-
& J. Peters (0)
-
& Kali, Y. (0)
-
& Ruiz-Arias, P.M. (0)
-
& S. Spitzer (0)
-
& Sahin. I. (0)
-
& Spitzer, S. (0)
-
& Spitzer, S.M. (0)
-
(submitted - in Review for IEEE ICASSP-2024) (0)
-
-
Have feedback or suggestions for a way to improve these results?
!
Note: When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher.
Some full text articles may not yet be available without a charge during the embargo (administrative interval).
What is a DOI Number?
Some links on this page may take you to non-federal websites. Their policies may differ from this site.
-
A low-power and compact 3-bit active phase shifter is designed and implemented in a 22 nm FDSOI CMOS process. A modified inverter-based topology, which takes advantage of miller capacitance, is used to create a compact and low-power solution, resulting in 10 and 90 x reduction in the power and chip area, respectively, for a given phase shift, compared to the standard inverter-based topology. At the same time, the proposed phase shifter exhibits less sensitivity to device mismatch. The proposed design measures 0.004 mm2, consumes 1.8 mW, and delivers up to 65°of phase shift with RMS phase and amplitude error of 3.85°and ±0.34 dB, respectively. The measured die-to-die variation is also confined to ±6.2°, which is 10% of the full rangemore » « less
-
Ellicott, Samuel; Kines, Michael; Khalil, Waleed (, 2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME))True Random Number Generators (TRNGs) are a key building block in cryptography. In order to obtain random outputs, the TRNG must produce sufficient noise such that the probability of overcoming any offsets caused by on-die variations between devices, which are inescapable in CMOS processes, is high. In this paper, we analyze the metastable latch based TRNG design with regards to relative device strength, type, and size to determine the tradeoffs in robustness to offsets, bit-rate, and power.more » « less
-
Ellicott, Samuel; Kines, Michael; Khalil, Waleed; Qi, Yu; Kurtoglu, Abdullah; Miri Lavasani, Hossein (, Analog-Inspired Hardware Security: A Low-Energy Solution for IoT Trusted Communications)
-
Rahman, M. Tanjidur; Rahman, M. Sazadur; Wang, Huanyu; Tajik, Shahin; Khalil, Waleed; Farahmandi, Farimah; Forte, Domenic; Asadizanjani, Navid; Tehranipoor, Mark (, Integration)