skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs
A new reference-spur cancelation technique is presented for supply-regulated ring-oscillator-based integer-N phaselocked loops (PLLs). A passive RC filter is used to implement a feed-forward (FF) spur-coupling path to perform spur cancelation at the PLL control signal. The proposed technique achieves a simulated spur cancelation of about 22 dB at the first spur harmonic. The simulated postcancelation spur value is -79 dBc for an oscillator gain of 0.1 GHz/V and -46 dBc for an oscillator gain of 6 GHz/V. Spur cancelation is also robust against large process, voltage, and temperature variations in the gain and bandwidth of the FF path. A 1-GHz integerN PLL prototype in a 65-nm CMOS process has a measured cancelation of 19.5 and 13 dB at the first and the second spur harmonic, respectively, with 320 μW of total power consumption. The PLL prototype has an oscillator gain of 1.5 GHz/V, which results in a postcancelation spur of -53 dBc. The proposed zero-power technique is suitable for low-power PLLs as it achieves a large spur cancelation without requiring any additional power consumption or calibration.  more » « less
Award ID(s):
1705026
PAR ID:
10057553
Author(s) / Creator(s):
; ; ;
Date Published:
Journal Name:
IEEE transactions on very large scale integration (VLSI) systems
Volume:
26
Issue:
4
ISSN:
1063-8210
Page Range / eLocation ID:
653-662
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; (, IEEE Transactions on Circuits and Systems II: Express Briefs)
    Bonizzoni, Edoardo (Ed.)
    This brief presents an ultra-low-power class-D voltage-controlled oscillator (VCO) designed for GHz applications that mandate decent phase noise performance. A waveform-centric approach of phase noise reduction by controlling the ratio between the floating and single-ended (SE) capacitors in an oscillator tank is proposed. By co-designing an RF choke with the tank inductor to introduce high impedance for the floating capacitors, the optimum capacitance ratio is maintained across the tuning range. The VCO is fabricated in 65nm Bulk CMOS technology and achieves a measured phase noise of -118.36 dBc/Hz and -138.64 dBc/Hz, and figure-of-merit of 192.89 dBc/Hz and 194.52 dBc/Hz at 1 MHz and 10 MHz offset frequencies, respectively. The VCO’s lowest measured 1/f3 corner is approximately 50kHz, which enables a decent figure-of-merit (FoM) down to a frequency offset of 10 kHz. The VCO features a tuning range of 40% (3.1 GHz -4.66 GHz) using a one-bit switch to realize two-point modulation in phase-locked loops (PLLs) with milliwatt-level power consumption. 
    more » « less
  2. ; ; ; ; (, IEEE European Solid State Circuits Conference)
    TPC of IEEE ESSCIRC Conference (Ed.)
    This paper presents an mmWave FMCW radar that can achieve sub-centimeter-scale range resolution at 14- GHz chirp-bandwidth while maintaining the radar range beyond 50 meters. To meet the requirements on power efficiency, chirp linearity, and signal-to-noise ratio (SNR), a phase-locked steppedchirp FMCW radar architecture is introduced. Specifically, a fully integrated radar transceiver comprising an interleaved frequency-segmented phase-locked transmitter and a segmented receiver architecture with high sensitivity is presented. The proposed design addresses the limitations of conventional typeII phase-locked loops (PLLs) in extending the radar bandwidth across multiple sub-bands with identical chirp profiles. Fabricated in a 22nm FD-SOI technology, the prototype chip comprises two sub-bands with 14 GHz of free-running bandwidth and 10 GHz of phase-locked bandwidth. The system achieves -101.7 dBc/Hz phase noise at 1 MHz offset, 8 dBm of effective isotropic radiated power (EIRP), 10 dB noise figure (NF), and 362.6 mW collective power consumption of transmitter and receiver arrays. 
    more » « less
  3. ; ; ; ; ; (, IEEE Transactions on Microwave Theory and Techniques)
    This article presents a back-off efficient power amplifier (PA) for mm-wave 5G and upcoming 6G beamforming phased array transceivers (PATs), incorporating advanced circuit designs and novel implementations in both passive and active components. Conventional back-off efficient PAs in the mm-wave frequency range occupy a large chip area, making it hard to fit them into PATs. To overcome this issue, we propose a compact back-off efficient Doherty PA (DPA) with a common base (CB) structure as the core of the PA and small low-loss passive elements. In addition, the proposed architecture moves the role of the input hybrid coupler to the interstage matching network while maintaining DPA functionality. The interstage matching provides the required phases for the main and auxiliary PAs, power division, and impedance matching. The PA prototype is fabricated in the GlobalFoundries 90-nm BiCMOS (9 HP) process. It achieves a peak gain of 20.4 dB at 28.45 GHz with a 1-dB bandwidth of 4.45 GHz. Under large-signal conditions, it archives >19.5-dBm Psat with >36% PAEsat. Its P1dB at 26, 28, and 30 GHz are 19.4, 19.3, and 19.3 dBm with 38.5%, 37.3%, and 36.8% PAE1 dB, respectively. In the 6-dB power back-off region, it reaches efficiencies of 29.1%, 31.1%, and 29.3% at 26, 28, and 30 GHz, respectively. When tested with the NR-FR2 test model at these frequencies, the PA achieves Pavg of 8.25, 8.45, and 8 dBm, and PAEavg of 13.9%, 14.5%, and 13.7% for a 400 M 1-CC 64-QAM signal, maintaining an rms error vector magnitude (EVMrms) of −25.8, −25.8, and −25.7 dB. In addition, in adjacent channel power ratio (ACPR) tests, the PA achieves −27, −26.2, and −30.8 dBc on the lower side and −28.4, −28.5, and −27.6 dBc on the higher side channels at 26, 28, and 30 GHz, respectivelyNot Available 
    more » « less
  4. ; (, 2023 IEEE 16th Dallas Circuits and Systems Conference (DCAS))
    This paper presents the design of a 23.7 to 29.9 GHz wide tuning range VCO (Voltage Controlled Oscillator) designed using a 180 nm CMOS process. In order to achieve a good phase noise performance and get a wide frequency tuning range, cross-coupling and gate biasing techniques are utilized in the proposed cross-coupled LC VCO architecture. The simulated phase noise of −130 dBc/Hz is achieved at a 1 MHz offset. With the supply voltage of 1.8 V, the total power consumption of the VCO is 32.04 mW. The proposed VCO has good performance in terms of low-phase noise and has a wide frequency tuning range, which makes it highly suitable for millimeter wave-based applications. 
    more » « less
  5. ; ; ; ; ; ; (, IEEE International Microwave Symposium)
    This paper presents a low phase noise 28 GHz voltage-controlled oscillator (VCO) using a transformer-based active impedance converter to enhance the quality factor (Q) of the capacitor in the resonator. The active impedance converter can enhance the Q of a capacitor bank and varactor by 25-40% across the VCO’s tuning range. The proposed VCO is fabricated using the proposed transformer-based Q-enhancement impedance converter in a standard 65 nm CMOS process. The VCO achieves a 15.9% measured fractional frequency tuning range and phase noise of −107.6 dBc/Hz at 1 MHz offset from 28 GHz oscillation frequency while occupying only 0.05 mm2 area (200 μm × 250 μm). The VCO consumes 5.1 mW power, resulting in an excellent figure-of-merit (FoM) of 189.4 dBc/Hz and a figure-of-merit-with-area (FoMA) of 202.8 dBc/Hz. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email