Schematic-level optimization and steady-state loss modeling play a vital role in the design of advanced power converters. Recently, discrete time state-space modeling has shown merits in rapid analysis and generality to arbitrary circuit topologies but has not yet been utilized under rapid optimization techniques. In this work, we investigate methods for the incorporation of rapid gradient-based optimization techniques leveraging discrete time state-space modeling and showcase the utility of the approach for use in the converter design process.
more »
« less
Converter Analysis Using Discrete Time State-Space Modeling
Modeling plays a vital role in the design of advanced
power converters. Commonly, modeling is completed using either
dedicated hand analysis, which must be completed individually
for each topology, or time-stepping circuit simulations, which
are insufficiently rapid for broad analysis considering a wide
range of potential designs or operating points. Discrete time
state-space modeling of switching converters has shown merits
in rapid analysis and generality to arbitrary circuit topologies
but is hampered by difficulty incorporating nonlinear elements.
In this work, we investigate methods for the incorporation of
nonlinear elements into a generalized discrete time state-space
modeling framework and showcase the utility of the approach
for use in the converter design process.
more »
« less
- Award ID(s):
- 1751878
- NSF-PAR ID:
- 10132884
- Date Published:
- Journal Name:
- IEEE Workshop on Control and Modeling for Power Electronics (COMPEL)
- Page Range / eLocation ID:
- 1 to 8
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
null (Ed.)Steady-state modeling plays an important role in the design of advanced power converters. Typically, steady-state modeling is completed by time-stepping simulators, which may be slow to converge to steady-state, or by dedicated analysis, which is time-consuming to develop across multiple topologies. Discrete time state-space modeling is a uniform approach to rapidly simulate arbitrary power converter designs. However, the approach requires modification to capture state-dependent switching, such as diode switching or current programmed modulation. This work provides a framework to identify and correct state-dependent switching within discrete time state-space modeling and shows the utility of the proposed method within the power converter design process.more » « less
-
This work explores the mechanisms and limitations of natural voltage balancing in flying capacitor multilevel (FCML) DC-DC converters. A simple discrete-time state space model is used to explore the fundamental conditions that will lead to (or prevent) natural balance of flying capacitor voltages, along with the balancing dynamics. The treatment is used to highlight straightforward ways to alleviate problems with natural imbalance by adjusting the switching scheme. The model is compared against circuit simulations and the proposed switching scheme is verified in a hardware prototype.more » « less
-
Iterative learning control with discrete‐time nonlinear nonminimum phase models via stable inversionmore » « less
Abstract Output reference tracking can be improved by iteratively learning from past data to inform the design of feedforward control inputs for subsequent tracking attempts. This process is called iterative learning control (ILC). This article develops a method to apply ILC to systems with nonlinear discrete‐time dynamical models with unstable inverses (i.e., discrete‐time nonlinear nonminimum phase models). This class of systems includes piezoactuators, electric power converters, and manipulators with flexible links, which may be found in nanopositioning stages, rolling mills, and robotic arms, respectively. As these devices may be required to execute fine transient reference tracking tasks repetitively in contexts such as manufacturing, they may benefit from ILC. Specifically, this article facilitates ILC of such systems by presenting a new ILC synthesis framework that allows combination of the principles of Newton's root finding algorithm with stable inversion, a technique for generating stable trajectories from unstable models. The new framework, called invert‐linearize ILC (ILILC), is validated in simulation on a cart‐and‐pendulum system with model error, process noise, and measurement noise. Where preexisting Newton‐based ILC diverges, ILILC with stable inversion converges, and does so in less than one third the number of trials necessary for the convergence of a gradient‐descent‐based ILC technique used as a benchmark.
-
The tidal waves of modern electronic/electrical devices have led to increasing demands for ubiquitous application-specific power converters. A conventional manual design procedure of such power converters is computation- and labor-intensive, which involves selecting and connecting component devices, tuning component-wise parameters and control schemes, and iteratively evaluating and optimizing the design. To automate and speed up this design process, we propose an automatic framework that designs custom power converters from design specifications using Monte Carlo Tree Search. Specifically, the framework embraces the upper-confidence-bound-tree (UCT), a variant of Monte Carlo Tree Search, to automate topology space exploration with circuit design specification-encoded reward signals. Moreover, our UCT-based approach can exploit small offline data via the specially designed default policy and can run in parallel to accelerate topology space exploration. Further, it utilizes a hybrid circuit evaluation strategy to substantially reduce design evaluation costs. Empirically, we demonstrated that our framework could generate energy-efficient circuit topologies for various target voltage conversion ratios. Compared to existing automatic topology optimization strategies, the proposed method is much more computationally efficient—the sequential version can generate topologies with the same quality while being up to 67% faster. The parallelization schemes can further achieve high speedups compared to the sequential version.more » « less
- Free Publicly Accessible Full Text
-
Accepted Manuscript1.0
- Conference Paper:
- https://doi.org/10.1109/COMPEL.2019.8769686
