skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Explore Research Products in the PAR
It may take a few hours for recently added research products to appear in PAR search results.


Title: Polylithic Integration for RF/MM-Wave Chiplets using Stitch-Chips: Modeling, Fabrication, and Characterization
A polylithic integration technology is demonstrated for seamless stitching of RF and digital chiplets. In this technology, stitch-chips with compressible microinterconnects (CMIs) are used for low-loss and dense interconnection between chiplets. A testbed using fused-silica stitch-chips with integrated CMIs is demonstrated including modeling, fabrication, assembly, and characterization. A 500 µm-long stitch-chip signal link is measured to have less than 0.4 dB insertion loss up to 30 GHz. A simulated eye diagram for 1000 µm-long stitch-chip signal link has a clear opening at 50 Gbps data rate. Moreover, the S-parameters of the CMIs are extracted from this testbed and show less than 0.17 dB insertion loss up to 30 GHz. Benchmarking to silicon interposer based interconnection is also reported.  more » « less
Award ID(s):
1810081
PAR ID:
10183680
Author(s) / Creator(s):
; ; ;
Date Published:
Journal Name:
IEEE MTT-S Int. Microw. Symp. (IMS)
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; (, 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS))
    null (Ed.)
    This paper presents a novel low loss 3D system in package (SiP) approach for achieving antenna-on-chip integration. Specifically, this design uses 3D through silicon via (TSV) technology to achieve a vertical SiP phased array radio. The fully integrated package consists of a digital baseband chip, a radio frequency integrated circuit (RFIC), and lastly a microstrip patch phased array. The 3D TSVs achieve an insertion loss of less than 0.4 dB/pair at millimeter-wave frequencies. The differential fed microstrip patch array achieves a return loss of 40 dB at a 60 GHz center frequency with 4 GHz instantaneous bandwidth. The antenna array achieves an E and H plane realized gain of 17.1 dBi for a 4×4 element design. In addition, this design approach enables individual fabrication of each element to maximize yield with low cost assembly using ball grid array (BGA) technology. Lastly, this design does not require special design rules that comprise either transistor or antenna performance as compared to other methods outlined in antenna on chip design. 
    more » « less
  2. ; ; ; ; ; ; ; ; ; ; et al (, Optica)
    As a key potential component of future sixth-generation (6G) communication systems, terahertz (THz) technology has received much attention in recent years. However, a lack of effective high-speed direct modulation of THz waves has limited the development of THz communication technology. Currently, most high-speed modulators are based on photonic systems that can modulate electromagnetic waves with high speed using sophisticated optoelectronic conversion techniques. Yet, they usually suffer from low conversion efficiency of light to the THz range, resulting in low output power of the modulated THz waves. Here, we describe a guided-wave modulator for THz signals whose performance nearly matches that of existing in-line fiber-optic modulators. Our results demonstrate a maximum modulation depth greater than 20 dB (99%) and a maximum sinusoidal modulation speed of more than 30 GHz, with an insertion loss around 7 dB. We demonstrate the capabilities of this modulator in a point-to-point communication link with a 25 Gbit/s modulation speed. Our modulator design, based on near-field coupling of a THz transmission line to a single resonant meta-element, represents a powerful improvement for on-chip integrated high-performance THz devices. 
    more » « less
  3. ; ; ; ; (, Optics Express)
    Plasmonic-based integrated nanophotonic modulators, despite their promising features, have one key limiting factor of large insertion loss (IL), which limits their practical potential. To combat this, we utilize a plasmon-assisted approach through the lens of surface-to-volume ratio to realize a 4-slot based EAM with an extinction ratio (ER) of 2.62 dB/µm and insertion loss (IL) of 0.3 dB/µm operating at ∼1 GHz and a single slot design with ER of 1.4 dB/µm and IL of 0.25 dB/µm operating at ∼20 GHz, achieved by replacing the traditional metal contact with heavily doped indium tin oxide (ITO). Furthermore, our analysis imposes realistic fabrication constraints, and material properties, and illustrates trade-offs in the performance that must be carefully optimized for a given scenario. 
    more » « less
  4. ; ; ; ; (, SRC TECHCON, Autsin, TX, Sep. 2023)
    As 6G wireless communications push the operation frequency above 110 GHz, it is critical to have low-loss interconnects that can be accurately tested. To this end, D-band (110 GHz to 170 GHz) substrate-integrated waveguides (SIWs) are designed on a 100-μm-thick SiC substrate. The fabricated SIWs are probed on-wafer in a single sweep from 70 kHz to 220 GHz with their input/output transitioned to grounded coplanar waveguides (GCPWs). From CPW-probed scattering parameters, two-tier calibration is used to de-embed the SIW-GCPW transitions and to extract the intrinsic SIW characteristics. In general, the record low loss measured agrees with that obtained from finite-element full-wave electromagnetic simulation. For example, across the D band, the average insertion loss is approximately 0.2 dB/mm, which is several times better than that of coplanar or microstrip transmission lines fabricated on the same substrate. A 3-pole filter exhibits a 1-dB insertion loss at 135 GHz with 20-dB selectivity and 11% bandwidth, which is order-of-magnitude better than typical on-chip filters. These results underscore the potential of using SIWs to interconnect transistors, filters, antennas, and other circuit elements on the same monolithically integrated chip. 
    more » « less
  5. ; ; ; ; (, ARGTEG Measurement Conference)
    As 6G wireless communications push the operation frequency above 110 GHz, it is critical to have low-loss interconnects that can be accurately tested. To this end, D-band (110 GHz to 170 GHz) substrate-integrated waveguides (SIWs) are designed on a 100-μm-thick SiC substrate. The fabricated SIWs are probed on-wafer in a single sweep from 70 kHz to 220 GHz with their input/output transitioned to grounded coplanar waveguides (GCPWs). From CPW-probed scattering parameters, two-tier calibration is used to de-embed the SIW-GCPW transitions and to extract the intrinsic SIW characteristics. In general, the record low loss measured agrees with that obtained from finite-element full-wave electromagnetic simulation. For example, across the D band, the average insertion loss is approximately 0.2 dB/mm, which is several times better than that of coplanar or microstrip transmission lines fabricated on the same substrate. A 3-pole filter exhibits a 1-dB insertion loss at 135 GHz with 20-dB selectivity and 11% bandwidth, which is order-of-magnitude better than typical on-chip filters. These results underscore the potential of using SIWs to interconnect transistors, filters, antennas, and other circuit elements on the same monolithically integrated chip. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email